共 50 条
- [42] Hardware Architecture Design of Hybrid Distributed Video Coding with Frame Level Coding Mode Selection 2012 ASIA-PACIFIC SIGNAL AND INFORMATION PROCESSING ASSOCIATION ANNUAL SUMMIT AND CONFERENCE (APSIPA ASC), 2012,
- [43] Hardware implementation of an efficient internet protocol routing filter design Int J Comput Appl, 2008, 2 (124-127):
- [44] Hardware-efficient pipelined programmable FIR filter design IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2001, 148 (06): : 227 - 232
- [45] Area Efficient Dataflow Hardware Design of SAO Filter for HEVC 2017 INTERNATIONAL CONFERENCE ON INNOVATIONS IN ELECTRONICS, SIGNAL PROCESSING AND COMMUNICATION (IESC), 2017, : 16 - 21
- [46] Design of An Area-Efficient Hardware Filter for Embedded System 2016 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2016, : 229 - 230
- [49] SSIM Based Optimal Synthesis Filter Banks Design in Subband Coding System 2013 32ND CHINESE CONTROL CONFERENCE (CCC), 2013, : 3950 - 3954
- [50] A FILTER BANKS DESIGN USING A MULTIOBJECIVE GENETIC ALGORITHM FOR AN IMAGE CODING SCHEME 2009 16TH IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOLS 1-6, 2009, : 1933 - +