Impact of AlTaO Dielectric Capping on Device Performance and Reliability for Advanced Metal Gate/High-k PMOS Application

被引:1
|
作者
Lee, Bongmook [1 ,2 ]
Lichtenwalner, Daniel J. [3 ]
Novak, Steven R. [2 ]
Misra, Veena [2 ]
机构
[1] N Carolina State Univ, Dept Elect & Comp Engn, Raleigh, NC 27606 USA
[2] N Carolina State Univ, Dept Elect & Comp Engn, Raleigh, NC 27606 USA
[3] N Carolina State Univ, Dept Mat Sci & Engn, Raleigh, NC 27695 USA
基金
美国国家科学基金会;
关键词
Advanced gate stack; high-k dielectrics; V-T control; work-function modulation; WORK FUNCTION; GATE; MOSFETS;
D O I
10.1109/TED.2011.2160064
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We have investigated the effect of ultrathin Al-Ta-based capping layers on HfO2 and experimentally demonstrated that, with proper Al and Ta composition, an AlTaO capping layer is a good candidate dielectric for PMOSFET devices. Lower threshold voltage and significantly improved mobility were observed with AlTaO capping without degrading the dielectric properties. The addition of Ta in an AlTaO structure produces d-states in the Al2O3 matrix, resulting in an additional V-T shift toward the PMOS band edge. This AlTaO capping layer not only modulates the device V-T suitably for PMOS applications but also retards Al diffusion through the HfO2 layer, preventing Al-caused mobility degradation. Furthermore, the incorporation of a capping layer can improve reliability characteristics during the negative bias stress.
引用
收藏
页码:2928 / 2935
页数:8
相关论文
共 50 条
  • [21] A New Method for Enhancing High-k/Metal-Gate Stack Performance and Reliability for High-k Last Integration
    Yew, K. S.
    Ang, D. S.
    Tang, L. J.
    IEEE ELECTRON DEVICE LETTERS, 2013, 34 (02) : 295 - 297
  • [22] Improved device performance and reliability in high k HfTaTiO gate dielectric with TaN gate electrode
    Lu, N
    Li, HJ
    Gardner, M
    Kwong, DL
    IEEE ELECTRON DEVICE LETTERS, 2005, 26 (11) : 790 - 792
  • [23] High Pressure Hydrogen Annealing Effect of CESL Nitride Stressor MOSFETs with Metal Gate/High-k Dielectric on the Performance and Reliability
    Park, Min Sang
    Lee, Kyong Taek
    Hong, Seung Ho
    Song, Seung Hyun
    Choi, Gil Bok
    Baek, Rock Hyun
    Choi, Hyun Sik
    Sagong, Hyun Chul
    Jung, Sung Woo
    Kang, Chang Yong
    Woo, B.
    Jeong, Yoon-Ha
    2009 IEEE NANOTECHNOLOGY MATERIALS AND DEVICES CONFERENCE, 2009, : 229 - +
  • [24] Intrinsic limitations on the performance and reliability of high-k gate dielectrics for advanced silicon devices
    Lucovsky, G
    2005 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP, FINAL REPORT, 2005, : 145 - 157
  • [25] Effects of N-rich TiN Capping Layer on Reliability in Gate-Last High-k/Metal Gate MOSFETs
    Bae, Kidan
    Lee, Kyung Taek
    Sagong, Hyun Chul
    Choe, Minhyeok
    Lee, Hyunwoo
    Kim, Sungeun
    Kim, Kwang-Soo
    Park, Junekyun
    Pae, Sangwoo
    Park, Jongwoo
    SEMICONDUCTORS, DIELECTRICS, AND METALS FOR NANOELECTRONICS 11, 2013, 58 (07): : 3 - 7
  • [26] Impact of bottom interfacial layer on the threshold voltage and device reliability of fluorine incorporated pmosfets with high-K/metal gate
    Choi, Kisik
    Lee, Taeho
    Barnett, Joel
    Harris, Harlan R.
    Kweon, Seungsoo
    Young, Chadwin
    Bersuker, Gennadi
    Lee, Byoung Hun
    Jammy, Rajaro
    2007 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 45TH ANNUAL, 2007, : 374 - +
  • [27] Analysis of the Reliability Impact on High-k Metal Gate SRAM with Assist-Circuit
    Chiu, Y. T.
    Wang, Y. F.
    Lee, Y. -H.
    Liang, Y. C.
    Wang, T. C.
    Wu, S. Y.
    Hsieh, C. C.
    Wu, K.
    2014 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2014,
  • [28] Reliability of Metal Gate / High-k devices and its impact on CMOS technology scaling
    Andreas Kerber
    MRS Advances, 2017, 2 (52) : 2973 - 2982
  • [29] Device to circuit reliability correlations for metal gate/high-k transistors in scaled CMOS technologies
    Kerber, A.
    MICROELECTRONICS RELIABILITY, 2016, 64 : 145 - 151
  • [30] Dependence of PMOS metal work functions on surface conditions of high-K gate dielectrics
    Jha, R
    Lee, B
    Chen, B
    Novak, S
    Majhi, P
    Misra, V
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2005, TECHNICAL DIGEST, 2005, : 47 - 50