Impact of AlTaO Dielectric Capping on Device Performance and Reliability for Advanced Metal Gate/High-k PMOS Application

被引:1
|
作者
Lee, Bongmook [1 ,2 ]
Lichtenwalner, Daniel J. [3 ]
Novak, Steven R. [2 ]
Misra, Veena [2 ]
机构
[1] N Carolina State Univ, Dept Elect & Comp Engn, Raleigh, NC 27606 USA
[2] N Carolina State Univ, Dept Elect & Comp Engn, Raleigh, NC 27606 USA
[3] N Carolina State Univ, Dept Mat Sci & Engn, Raleigh, NC 27695 USA
基金
美国国家科学基金会;
关键词
Advanced gate stack; high-k dielectrics; V-T control; work-function modulation; WORK FUNCTION; GATE; MOSFETS;
D O I
10.1109/TED.2011.2160064
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We have investigated the effect of ultrathin Al-Ta-based capping layers on HfO2 and experimentally demonstrated that, with proper Al and Ta composition, an AlTaO capping layer is a good candidate dielectric for PMOSFET devices. Lower threshold voltage and significantly improved mobility were observed with AlTaO capping without degrading the dielectric properties. The addition of Ta in an AlTaO structure produces d-states in the Al2O3 matrix, resulting in an additional V-T shift toward the PMOS band edge. This AlTaO capping layer not only modulates the device V-T suitably for PMOS applications but also retards Al diffusion through the HfO2 layer, preventing Al-caused mobility degradation. Furthermore, the incorporation of a capping layer can improve reliability characteristics during the negative bias stress.
引用
收藏
页码:2928 / 2935
页数:8
相关论文
共 50 条
  • [1] Performance and reliability of advanced High-K/Metal gate stacks
    Garros, X.
    Casse, M.
    Reimbold, G.
    Rafik, M.
    Martin, F.
    Andrieu, F.
    Cosnier, V.
    Boulanger, F.
    MICROELECTRONIC ENGINEERING, 2009, 86 (7-9) : 1609 - 1614
  • [2] The Observation of Width Quantization Impact on Device Performance and Reliability for High-k/Metal Tri-Gate FinFET
    Yeh, Wen-Kuan
    Zhang, Wenqi
    Yang, Yi-Lin
    Dai, An-Ni
    Wu, Kehuey
    Chou, Tung-Huan
    Lin, Cheng-Li
    Gan, Kwang-Jow
    Shih, Chia-Hung
    Chen, Po-Ying
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2016, 16 (04) : 610 - 616
  • [3] The Study on Width Quantization impact on Device Performance and Reliability for high-k/metal Tri-Gate FinFET
    Yeh, Wen-Kuan
    Zhang, Wenqi
    Yang, Yi-Lin
    PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2015, : 563 - 566
  • [4] Dielectric Breakdown in High-K Metal Gate: Measurement, Device Level Model and Application to Circuit
    Cacho, F.
    Angot, D.
    Saliva, M.
    Mora, P.
    Rafik, M.
    Federspiel, X.
    Roy, D.
    Huard, V.
    2012 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT, 2012, : 140 - 143
  • [5] Statistical Process Modelling For 32nm High-K/Metal Gate PMOS Device
    Maheran, Afifah A. H.
    Faizah, Noor Z. A.
    Menon, P. S.
    Ahmad, I.
    Apte, P. R.
    Kalaivani, T.
    Salehuddin, F.
    2014 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS (ICSE), 2014, : 232 - 235
  • [6] DETRIMENTAL IMPACT OF TECHNOLOGICAL PROCESSES ON BTI RELIABILITY OF ADVANCED HIGH-K/METAL GATE STACKS
    Garros, X.
    Casse, M.
    Fenouillet-Beranger, C.
    Reimbold, G.
    Martin, F.
    Gaumer, C.
    Wiemer, C.
    Perego, M.
    Boulanger, F.
    2009 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, VOLS 1 AND 2, 2009, : 362 - +
  • [7] Effects of Al2O3 dielectric cap and nitridation on device performance, scalability, and reliability for advanced high-k/metal gate pMOSFET applications
    Chang, Vincent S.
    Ragnarsson, Lars-Ake
    Yu, Hong Yu
    Aoulaiche, Marc
    Conard, Thierry
    Yin, KaiMin
    Schram, Tom
    Maes, Jan Willem
    De Gendt, Stefan
    Biesemans, Serge
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (10) : 2738 - 2749
  • [8] The impact of interface/border defect on performance and reliability of high-k/metal-gate CMOSFET
    Yeh, Wen-Kuan
    Chen, Po-Ying
    Gan, Kwang-Jow
    Wang, Jer-Chyi
    Lai, Chao Sung
    MICROELECTRONICS RELIABILITY, 2013, 53 (02) : 265 - 269
  • [9] Dual high-k gate dielectric with poly gate electrode:: HfSiON on nMOS and Al2O3 capping layer on pMOS
    Li, HJ
    Gardner, MI
    IEEE ELECTRON DEVICE LETTERS, 2005, 26 (07) : 441 - 444
  • [10] Improvement of metal gate/high-k dielectric CMOSFETs characteristics by atomic layer etching of high-k gate dielectric
    Min, K. S.
    Park, C.
    Kang, C. Y.
    Park, C. S.
    Park, B. J.
    Kim, Y. W.
    Lee, B. H.
    Lee, Jack C.
    Bersuker, G.
    Kirsch, P.
    Jammy, R.
    Yeom, G. Y.
    SOLID-STATE ELECTRONICS, 2013, 82 : 82 - 85