An NBTI-Aware Digital Low-Dropout Regulator with Adaptive Gain Scaling Control

被引:0
|
作者
Seckiner, Soner [1 ]
Wang, Longfei [1 ]
Kose, Selcuk [1 ]
机构
[1] Univ Rochester, Dept Elect & Comp Engn, Rochester, NY 14627 USA
关键词
D O I
10.1109/vlsi-soc.2019.8920381
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Digital low-dropout voltage regulators (DLDOs) have drawn increasing attention for the easy implementation within nanoscale devices. Despite their various benefits over analog LDOs, disadvantages may arise in the form of negative bias temperature instability (NBTI) induced performance degradation. In this paper, a simple and effective adaptive gain scaling (AGS) technique with a steady-state capture feature is proposed. AGS senses the steady-state output of a DLDO and reduces the gain to the minimum value to obtain a stable output voltage. Moreover, a novel uni-directional barrel shifter is proposed to reduce the aging effect of the DLDO. This uni-directional barrel shifter evenly distributes the load among DLDO output stages to obtain a longer lifetime. The benefits of the proposed techniques are explored and highlighted through extensive simulations. The proposed techniques also have negligible power and area overhead. NBTI-aware design with AGS can reduce the transient response time by 59.5% as compared to aging unaware conventional DLDO and can mitigate the aging effect up to 33%.
引用
收藏
页码:191 / 196
页数:6
相关论文
共 50 条
  • [31] Fractional Order Low-Dropout Voltage Regulator
    Rocke, Sean
    Ramlal, Craig
    Singh, Arvind
    2016 8TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMMUNICATION NETWORKS (CICN), 2016, : 87 - 90
  • [32] Multiphase Digital Low-Dropout Regulators
    Kuttappa, Ragh
    Wang, Longfei
    Kose, Selcuk
    Taskin, Baris
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2022, 30 (01) : 40 - 50
  • [33] NBTI-AWARE DIGITAL LDO DESIGN FOR EDGE DEVICES IN IOT SYSTEMS
    Chen, Yu-Guang
    Lin, Yu-Yi
    2019 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2019,
  • [34] An Ultra-Low Voltage Digitally Controlled Low-Dropout Regulator with Digital Background Calibration
    Kim, Yongtae
    Li, Peng
    2012 13TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2012, : 151 - 158
  • [35] A low-dropout regulator for SoC with Q-reduction
    Lau, Sai Kit
    Mok, Philip K. T.
    Leung, Ka Nang
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (03) : 658 - 664
  • [36] A Low-Dropout Regulator With Smooth Peak Current Control Topology for Overcurrent Protection
    Hsieh, Chun-Yu
    Yang, Chih-Yu
    Chen, Ke-Horng
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2010, 25 (06) : 1386 - 1394
  • [37] A Highly Synthesizable 0.5-to-1.0-V Digital Low-Dropout Regulator With Adaptive Clocking and Incremental Regulation Scheme
    Oh, Jonghyun
    Park, Jun-Eun
    Jeong, Deog-Kyoon
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67 (10) : 2174 - 2178
  • [38] A Low Power Bandgap Voltage Reference for Low-Dropout Regulator
    Lee, Chu-Liang
    Sidek, Roslina Mohd
    Rokhani, Fakhrul Zaman
    Sulaiman, Nasri
    2015 IEEE REGIONAL SYMPOSIUM ON MICRO AND NANOELECTRONICS (RSM), 2015, : 144 - 147
  • [39] A Novel Adaptive CMOS Low-dropout Regulator with 3A Sink/Source Capability
    Yang, Yan
    Wang, Qi
    Wang, Yu
    Fu, Liyin
    Huo, Zongliang
    PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
  • [40] A Hybrid Low-Dropout Regulator With Load Regulation Correction
    Woo, Yuet Ho
    Yang, Jianxin
    Guo, Jianping
    Zheng, Yanqi
    Leung, Ka Nang
    IEEE ACCESS, 2022, 10 : 25106 - 25113