Carbon nanotube bumps for LSI interconnect

被引：0

作者：

Soga, Ikuo ^{[1
,2
]}

Kondo, Daiyu ^{[1
,2
]}

Yamaguchi, Yoshitaka ^{[1
,2
]}

Twai, Taisuke ^{[1
,2
]}

Mizukoshi, Masataka ^{[1
,2
]}

Awano, Yuji ^{[1
,2
]}

Yube, Kunio ^{[3
]}

Fujii, Takashi ^{[3
]}

机构：

[1] Fujitsu Labs Ltd, Nanotechnol Res Ctr, 10-1 Morinosato Wakamiya, Atsugi, Kanagawa 2430197, Japan

[2] Fujitsu Ltd, Atsugi, Kanagawa 2430197, Japan

[3] Mitsubishi Gas Chem Co Inc, Tokyo 1250051, Japan

来源：

58TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, PROCEEDINGS | 2008年

关键词：

D O I：

暂无

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

We demonstrate, for the first time, carbon nanotube (CNT) flip chip bumps for LSI modules. The CNT bump is composed of a bundle of multi-walled CNTs. Resilient and flexible CNT bumps make flip chip LSI modules resistant to thermal stress. Furthermore, CNT bumps have a low electrical resistance and robustness over electromigration. In the experiment, the CNT bumps were used to connect a test evaluation group (TEG) chip and a host substrate, and their electrical resistance was evaluated. We found that the electrical contacts of CNT bumps with the chip and the substrate are important. For a good electrical contact, the CNT bumps were coated with gold and fixed to the chip and substrate. The resultant CNT bump with a diameter of 170 mu m and a height of 100 mu m exhibited a low resistance of 2.3 Omega. We then evaluated the flexibility of CNT bumps by pressing the TEG chip and measuring the displacement. The displacement between the TEG chip and host substrate was 10-20 % of the bump height, demonstrating an excellent flexibility.

引用

页码：1390 / +

页数：3

共 50 条

[41] Performance implications of inductive effects for carbon-nanotube bundle interconnect
Nieuwoudt, Arthur
Massoud, Yehia
IEEE ELECTRON DEVICE LETTERS, 2007, 28 (04) : 305 - 307
[42] Influence of tube diameter on carbon nanotube interconnect delay and power output
Rai, Mayank Kumar
Sarkar, Sankar
PHYSICA STATUS SOLIDI A-APPLICATIONS AND MATERIALS SCIENCE, 2011, 208 (03): : 735 - 739
[43] Modeling and evaluating carbon nanotube bundles for future VLSI interconnect applications
Massoud, Yehia
Nieuwoudt, Arthur
2006 1ST INTERNATIONAL CONFERENCE ON NANO-NETWORKS AND WORKSHOPS, 2006, : 144 - +
[44] Inductive Peaking Technology for Bandwidth Enhancement in Carbon Nanotube Bundle Interconnect
Zhao, Songjie
Pan, Zhongliang
PHYSICA STATUS SOLIDI A-APPLICATIONS AND MATERIALS SCIENCE, 2018, 215 (05):
[45] Study on Transmission Characteristics of Carbon Nanotube Through Silicon Via Interconnect
Qian, Libo
Zhu, Zhangming
Xia, Yinshui
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2014, 24 (12) : 830 - 832
[46] Test structures for studying flexible interconnect supported by carbon nanotube scaffolds
Jiang, Di
Sun, Shuangxi
Edwards, Michael
Jeppson, Kjell
2017 INTERNATIONAL CONFERENCE OF MICROELECTRONIC TEST STRUCTURES (ICMTS), 2017,
[47] Analyzing conductance of mixed carbon-nanotube bundles for interconnect applications'
Haruehanroengra, Sansiri
Wang, Wei
IEEE ELECTRON DEVICE LETTERS, 2007, 28 (08) : 756 - 759
[48] Effect of Current Mode Signaling in Carbon Nanotube On-Chip Interconnect
Murugeswari, P.
Kabilan, A. P.
Jayanthi, V. E.
JOURNAL OF NANO RESEARCH, 2017, 45 : 42 - 48
[49] Flip Chip Assembly Using Carbon Nanotube Bumps and Anisotropic Conductive Adhesive Film
Zhang, Xia
Wang, Teng
Berggren, Par
Chen, Si
Liu, Johan
CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2010 (CSTIC 2010), 2010, 27 (01): : 825 - 830
[50] Solution-Based Fabrication of Carbon Nanotube Bumps for Flip-Chip Interconnects
Xu, Pingye
Tong, Fei
Davis, Virginia A.
Park, Minseo
Hamilton, Michael C.
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2014, 13 (06) : 1118 - 1126

← 1 2 3 4 5 →