Delta-sigma subarray beamforming for ultrasound imaging

被引:1
|
作者
Bilge, Hasan Sakir [1 ]
机构
[1] Gazi Univ, Dept Comp Engn, TR-06570 Ankara, Turkey
关键词
Delta-sigma conversion; beamforming; ultrasonic imaging; RECONFIGURABLE ARRAYS; PHASED SUBARMYS; CMUT ARRAYS; DESIGN; TRANSDUCER; COMPACT;
D O I
10.3906/elk-0910-260
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
In this study, an ultrasonic digital beamformer based on subarray processing of 1-bit delta-sigma (Delta Sigma) oversampled echo signals is presented. The single-bit oversampling Delta Sigma conversion simplifies the coherent processing in beamforming with improved timing accuracy. Subarray processing also aims to simplify the beamforming complexity, where the partial-beam sums (low-resolution beams) are acquired from small subarrays, and then these partial beams are coherently processed for producing high-resolution beams. In the Delta Sigma subarray beamforming, the Delta Sigma coded echo signals are summed over the subarray channels, and then these partial beam-sums are first Delta Sigma demodulated, then processed for beam-interpolation, followed by coherent summation. This method requires decimation filtering of partial-beam sums from each subarray. The hardware complexity of the Delta Sigma subarray beamformer is compared with other beamformers and significant front-end savings are explained. The system is tested experimentally and the results are compared with others using B-scan images reconstructed from archival experimental raw RF data. Both wire targets and cyst phantom are used to show the differences in Signal to Noise Ratio (SNR) and Contrast to Noise Ratio (CNR) measurements.
引用
收藏
页码:1003 / 1018
页数:16
相关论文
共 50 条
  • [41] Delta-sigma conversion for graph signals
    Imoda, N.
    Azuma, S.
    Kitao, T.
    Sugie, T.
    IFAC PAPERSONLINE, 2017, 50 (01): : 9303 - 9307
  • [42] Behavioral modeling of delta-sigma modulators
    Davis, AJ
    Fischer, G
    COMPUTER STANDARDS & INTERFACES, 1998, 19 (3-4) : 189 - 203
  • [43] Double sampling delta-sigma modulators
    Yang, HK
    ElMasry, EI
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1996, 43 (07): : 524 - 529
  • [44] Analysis and simulation of a cascaded delta delta-sigma modulator
    Joseph, D
    Tarassenko, L
    Collins, S
    COMPUTER STANDARDS & INTERFACES, 2001, 23 (02) : 103 - 110
  • [45] DIGITAL CODECS WITH DELTA-SIGMA MODULATION
    BRUNCHENKO, AV
    TELECOMMUNICATIONS AND RADIO ENGINEERING, 1985, 39-4 (04) : 13 - 20
  • [46] Simplified realisation of delta-sigma decoder
    Zrilic, D
    Petrovic, G
    Yuan, B
    ELECTRONICS LETTERS, 1997, 33 (18) : 1515 - 1516
  • [47] Sensitivity analysis of delta-sigma modulators
    Raahemi, B
    Opal, A
    1997 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, CONFERENCE PROCEEDINGS, VOLS I AND II: ENGINEERING INNOVATION: VOYAGE OF DISCOVERY, 1997, : 110 - 113
  • [48] Analysis and simulation of a cascaded delta delta-sigma modulator
    Joseph, D
    Tarassenko, L
    Collins, S
    THIRD INTERNATIONAL CONFERENCE ON ADVANCED A/D AND D/A CONVERSION TECHNIQUES AND THEIR APPLICATIONS, 1999, (466): : 54 - 57
  • [49] A theoretical analysis of split delta-sigma ADCs
    Pamarti, Sudhakar
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 493 - 496
  • [50] Incremental Delta-Sigma ADCs: A Tutorial Review
    Tan, Zhichao
    Chen, Chia-Hung
    Chae, Youngcheol
    Temes, Gabor C.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (12) : 4161 - 4173