共 50 条
- [32] Congestion-Aware Optimal Techniques for Assigning Inter-Tier Signals to 3D-Vias in a 3DIC 2015 INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC 2015), 2015,
- [33] Four-tier Monolithic 3D ICs: Tier Partitioning Methodology and Power Benefit Study ISLPED '16: PROCEEDINGS OF THE 2016 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2016, : 70 - 75
- [34] Impact of On-Chip Interconnects on Vertical Signal Propagation in 3D ICs 2014 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2014, : 607 - 610
- [35] Testable Design for Electrical Testing of Open Defects at Interconnects in 3D ICs 2013 22ND ASIAN TEST SYMPOSIUM (ATS), 2013, : 13 - 18
- [37] A 3-D LUT Design for Transient Error Detection Via Inter-Tier In-Silicon Radiation Sensor PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 252 - 257
- [38] Trend from ICs to 3D ICs to 3D Systems PROCEEDINGS OF THE IEEE 2009 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2009, : 439 - 444
- [39] Miniaturization of a Wireless Sensor Node by means of 3D Interconnects PROCESSING, MATERIALS, AND INTEGRATION OF DAMASCENE AND 3D INTERCONNECTS, 2010, 25 (38): : 73 - 86
- [40] 3D ICs? INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2000, 30 (02): : 123 - 123