Power electronics packaging and miniature using chip-scale packaged power devices

被引:0
|
作者
Liu, XS [1 ]
Lu, GQ [1 ]
机构
[1] Virginia Polytech Inst & State Univ, Ctr Power Elect Syst, Power Elect Packaging Lab, Blacksburg, VA 24061 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We present a power electronics packaging technology utilizing chip-scale packaged (CSP) power devices to build three-dimensional integrated power electronics modules (IPEMs). The chip-scale packaging structure, termed Die Dimensional Ball Grid Array (D(2)BGA), eliminates wire bonds by using stacked solder bumps to interconnect power chips. It has the same lateral dimensions as the starting power chip, which makes high-density packaging and module miniature possible. This package enables the power chip to combine excellent thermal transfer, high current handling capability, improved electrical characteristics, and ultra-low profile packaging. In this paper, we introduce the D2BGA power chip-scale package, and present the implementation of these chip-scale packaged power devices in building 30 kW half-bridge power converter modules. The electrical and reliability test results of the packaged devices and the power modules are reported.
引用
收藏
页码:246 / 251
页数:6
相关论文
共 50 条
  • [21] Chip-scale solar thermal electrical power generation
    Wang, Zhihang
    Wu, Zhenhua
    Hu, Zhiyu
    Orrego-Hernandez, Jessica
    Mu, Erzhen
    Zhang, Zhao-Yang
    Jevric, Martyn
    Liu, Yang
    Fu, Xuecheng
    Wang, Fengdan
    Li, Tao
    Moth-Poulsen, Kasper
    CELL REPORTS PHYSICAL SCIENCE, 2022, 3 (03):
  • [22] Miniature systems drive chip-scale asics
    Johns, J
    Lee, D
    Sherman, L
    FIFTH ANNUAL PAN PACIFIC MICROELECTRONICS SYMPOSIUM, PROCEEDINGS, 2000, : 95 - 99
  • [23] Manufacturing and Reliability of Chip-Scale Packaged FBAR Oscillators
    Gilbert, Stephen R.
    Small, Martha
    Parker, Reed
    Callaghan, Lori
    Ortiz, Steve
    Bi, Frank
    Kekoa, Lexie
    Tan, Jackie
    Bin Alias, Norashaz
    Ong, Gerald
    Chen, Choon Chowe
    Ruby, Rich
    2014 IEEE INTERNATIONAL ULTRASONICS SYMPOSIUM (IUS), 2014, : 89 - 92
  • [24] Trends of the Power Electronics Devices and the Electronics Packaging; Technologies for Automotive Electronics Products
    Kamiya A.
    Journal of Japan Institute of Electronics Packaging, 2021, 24 (03)
  • [25] Chip-scale atomic devices at NIST
    Knappe, Svenja
    Schwindt, Peter
    Gerginov, Vladislav
    Shah, Vishal
    Brannon, Alan
    Lindseth, Brad
    Liew, Li-Anne
    Robinson, Hugh
    Moreland, John
    Popovic, Zoya
    Hollberg, Leo
    Kitching, John
    14TH INTERNATIONAL SCHOOL ON QUANTUM ELECTRONICS: LASER PHYSICS AND APPLICATIONS, 2007, 6604
  • [26] Chip-scale packaging halves DRAM size
    Chin, S
    ELECTRONIC PRODUCTS MAGAZINE, 1999, 42 (06): : 26 - 26
  • [27] Chip-scale packaging approach cuts losses
    Browne, Jack
    MICROWAVES & RF, 2008, 47 (05) : 58 - 58
  • [28] Chip-scale packaging gets tougher and tinier
    Morrison, D
    ELECTRONIC PRODUCTS MAGAZINE, 1999, 41 (09): : 23 - 23
  • [29] Reliable hermetic MEMS chip-scale packaging
    Durante, G. Spinola
    James, R. . Jose
    Bosshard, C.
    Muller, C.
    Baborowski, J.
    Pezous, A.
    Cardot, F.
    Dubois, M. -A
    Neels, A.
    Dommann, A.
    EMPC-2011: 18TH EUROPEAN MICROELECTRONICS & PACKAGING CONFERENCE, 2011,
  • [30] Chip-scale packaging is ready for prime time
    Monticelli, D
    ELECTRONIC DESIGN, 2001, 49 (03) : 46 - 46