Simulation-Based Study of Hybrid Fin/Planar LDMOS Design for FinFET-Based System-on-Chip Technology

被引：27

作者：

Wu, Yi-Ting ^{[1
]}

Ding, Fei ^{[2
]}

Connelly, Daniel ^{[2
]}

Zheng, Peng ^{[2
]}

Chiang, Meng-Hsueh ^{[1
]}

Chen, Jone F. ^{[1
]}

Liu, Tsu-Jae King ^{[2
]}

机构：

[1] Natl Cheng Kung Univ, Dept Elect Engn, Inst Microelect, Tainan 701, Taiwan

[2] Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA

来源：

IEEE TRANSACTIONS ON ELECTRON DEVICES | 2017年 / 64卷 / 10期

关键词：

FinFET; input and output (I/O); lateral double-diffused MOSFET (LDMOS); reduced surface field (RESURF); system-on-chip (SoC); DEVICE;

D O I：

10.1109/TED.2017.2736442

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A hybrid fin/planar lateral double-diffused MOSFET (LDMOS) design (hybrid FET) is proposed for the high-voltage input-output devices in a FinFET-based system-on-chip (SoC) technology. 3-D technology computer-aided design simulations show that a planar drift region and a planar drain region are advantageous for higher breakdown voltage (BV) to specific on-state resistance (R-on_sp) ratio (BV2/R-on_sp). By slightly extending the planar portion of the semiconductor active region into the gated channel region, the theoretical limit of BV2/R-on_sp for LDMOS can be surpassed. Hybrid FETs can be fabricated using a process flow that is compatible with the state-of-art FinFET SoC technology.

引用

页码：4193 / 4199

页数：7

共 50 条

[1] Simulation-Based Study of the Inserted-Oxide FinFET for Future Low-Power System-on-Chip Applications
Zheng, Peng
Connelly, Daniel
Ding, Fei
Liu, Tsu-Jae King
IEEE ELECTRON DEVICE LETTERS, 2015, 36 (08) : 742 - 744
[2] A simulation-based power-aware architecture exploration of a multiprocessor system-on-chip design
Menichelli, F
Olivieri, M
Benini, L
Donno, M
Bisdounis, L
DESIGNERS' FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2004, : 312 - 317
[3] FinFET-Based Inverter Design and Optimization at 7 Nm Technology Node
Jena, J.
Jena, D.
Mohapatra, E.
Das, S.
Dash, T. P.
SILICON, 2022, 14 (16) : 10781 - 10794
[4] FinFET-Based Inverter Design and Optimization at 7 Nm Technology Node
J. Jena
D. Jena
E. Mohapatra
S. Das
T. P. Dash
Silicon, 2022, 14 : 10781 - 10794
[5] Fin-TFET: Design of FinFET-based Tunneling FET with Face-tunneling Mechanism
Lee, Mu-Ying
Chiu, C. H.
Hsieh, E. R.
Luo, G. L.
Guo, J. C.
Chung, Steve S.
2021 SILICON NANOELECTRONICS WORKSHOP (SNW), 2021, : 15 - 16
[6] Design and Evaluation of a System-on-Chip based Modulator
Singh, Vinita
Manikandan, J.
2019 INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, SIGNAL PROCESSING AND NETWORKING (WISPNET 2019): ADVANCING WIRELESS AND MOBILE COMMUNICATIONS TECHNOLOGIES FOR 2020 INFORMATION SOCIETY, 2019, : 13 - 17
[7] C++ based system-on-chip design
Caldari, M
Conti, M
Coppola, M
Giuliodori, M
Turchetti, C
CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 2001, 26 (3-4): : 115 - 123
[8] C++ based system-on-chip design
Caldari, M.
Conti, M.
Coppola, M.
Giuliodori, M.
Turchetti, C.
Canadian Journal of Electrical and Computer Engineering, 2001, 26 (3-4) : 115 - 123
[9] The Controller Design Based on Fieldbus and System-on-Chip
Lin, Shiwei
2009 INTERNATIONAL CONFERENCE ON INFORMATION MANAGEMENT, INNOVATION MANAGEMENT AND INDUSTRIAL ENGINEERING, VOL 3, PROCEEDINGS, 2009, : 567 - 569
[10] System-on-chip design by proof-based refinement
Dominique Cansell
Dominique Méry
Cyril Proch
International Journal on Software Tools for Technology Transfer, 2009, 11 (3) : 217 - 238

← 1 2 3 4 5 →