A New Design of Reverse Converter for a Three-Moduli Set

被引:2
|
作者
Molahosseini, Amir Sabbagh [1 ]
Sezavar, Sara [2 ]
Navi, Keivan [2 ]
机构
[1] Islamic Azad Univ, Dept Comp Engn, Sci & Res Branch, Tehran, Iran
[2] Shahid Beheshti Univ, Dept Elect & Comp Engn, Tehran, Iran
关键词
TO-BINARY CONVERTER; NUMBER SYSTEM; RESIDUE; 2(N)-1; RNS; IMPLEMENTATION; 2(N+1)-1;
D O I
10.1109/ISPACS.2009.5383901
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The residue number system (RNS) is a non-weighted number system which can result in high-speed and low-power implementation of digital signal processing (DSP) computation algorithms. In this paper, an efficient design of the reverse converter for the new three-moduli set {2(n)-1, 2(n), 2(2n+1)-1} is presented. The reverse converter is achieved by an adder-based implementation of mixed-radix conversion (MRC) algorithm. The proposed converter has lower conversion delay and less hardware requirements than the other converters for four-moduli sets with similar dynamic range. Furthermore, the proposed reverse converter is faster than the reverse converter of the recently introduced three-moduli set {2(n-1), 2(n), 2(2n+1)-1}.
引用
收藏
页码:57 / +
页数:2
相关论文
共 50 条
  • [31] Novel RNS-to-binary converters for the three-moduli set {2m-1, 2m, 2m+1}
    Phalguna, P. S.
    Kamat, Dattaguru V.
    Mohan, P. V. Ananda
    SADHANA-ACADEMY PROCEEDINGS IN ENGINEERING SCIENCES, 2019, 44 (04):
  • [32] Novel RNS-to-binary converters for the three-moduli set {2m − 1, 2m, 2m + 1}
    P S Phalguna
    Dattaguru V Kamat
    P V Ananda Mohan
    Sādhanā, 2019, 44
  • [33] A Pure Combinational Logic Gate Based Forward Converter for New Five Moduli Set RNS
    Boruah, Debabrat
    Saikia, Monjul
    2015 SECOND INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING AND COMMUNICATION ENGINEERING ICACCE 2015, 2015, : 301 - 307
  • [34] AN RNS TO BINARY CONVERTER IN A 3 MODULI SET WITH COMMON FACTORS
    PREMKUMAR, AB
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1995, 42 (04): : 298 - 301
  • [35] Efficient modular exponentiation with three-moduli (2n±1,2n+3)
    Wang, Bangju
    Zhang, Huanguo
    Wang, Yuhua
    SNPD 2007: EIGHTH ACIS INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING, ARTIFICIAL INTELLIGENCE, NETWORKING, AND PARALLEL/DISTRIBUTED COMPUTING, VOL 3, PROCEEDINGS, 2007, : 927 - +
  • [36] A ROM-less reverse RNS converter for moduli set {2q ± 1, 2q ± 3}
    Jaberipur, Ghassem
    Ahmadifar, HamidReza
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2014, 8 (01): : 11 - 22
  • [37] An Effective New CRT Based Reverse Converter for a Novel Moduli Set {22n+1-1, 22n+1,22n-1}
    Bankas, Edem Kwedzo
    Gbolagade, Kazeem Alagbe
    Cotofana, Sorin Dan
    PROCEEDINGS OF THE 2013 IEEE 24TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP 13), 2013, : 142 - 146
  • [38] Residue to binary number converters for three moduli set
    Wang, Y
    Swamy, MNS
    Ahmad, MO
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : D217 - D220
  • [39] Designing Efficient Two-Level Reverse Converters for Moduli Set
    SalehiTabrizi, Navid
    TaghipourEivazi, Shiva
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2018, 37 (09) : 4162 - 4180
  • [40] New efficient reverse converter for 3-moduli set {22n, 2n+1, 2n–1} based on new CRT-I
    Department of Electronic Engineering, National Yunlin University of Science and Technology, No. 123, University Road, Section 3, Douliou, Yunlin, Taiwan
    不详
    不详
    ICIC Express Lett Part B Appl., 2 (557-562):