High-speed serial transceivers for data communication systems

被引:8
|
作者
Khoury, LM
Lakshmikumar, KR
机构
关键词
D O I
10.1109/35.933452
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The architecture and critical circuit design issues for high-speed serial data links operating in excess of 1 Gb/s are described. Trade-offs in power vs. performance are presented for SONET/SDH transceivers and backplane transceivers for Infiniband or similar standards.
引用
收藏
页码:160 / 165
页数:6
相关论文
共 50 条
  • [11] Optimization of Equalization Architecture for the High-speed Serial Communication
    Zhang, Mingke
    Hu, Qingsheng
    2015 IEEE 9TH INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY, AND IDENTIFICATION (ASID), 2015, : 6 - 9
  • [12] HIGH-SPEED PRINTER FOR DATA COMMUNICATION
    ASANO, K
    MUKAI, K
    TANAKA, Y
    JAPAN TELECOMMUNICATIONS REVIEW, 1973, 15 (03): : 199 - 203
  • [13] A Simulator for High-Speed Backplane Transceivers
    Chen, Dianyong
    Wang, Bo
    Liang, Bangli
    Kwasniewski, Tad
    UKSIM 2009: ELEVENTH INTERNATIONAL CONFERENCE ON COMPUTER MODELLING AND SIMULATION, 2009, : 589 - 593
  • [14] Design of High-Speed Wireline Transceivers
    Lee, Jri
    2011 IEEE INTERNATIONAL SOC CONFERENCE (SOCC), 2011, : 353 - 353
  • [15] Building blocks for high-speed transceivers
    Priby, Wolfgang
    Lin, Jerry
    Digest of Technical Papers - IEEE International Solid-State Circuits Conference, 2008, 51
  • [16] Building blocks for high-speed transceivers
    Green, Michael M.
    Burger, Thomas
    Digest of Technical Papers - IEEE International Solid-State Circuits Conference, 2007,
  • [17] Low-Power, High-Speed Transceivers for Network-on-Chip Communication
    Schinkel, Daniel
    Mensink, Eisse
    Klumperink, Eric A. M.
    van Tuijl, Ed
    Nauta, Bram
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (01) : 12 - 21
  • [18] SiGeBiCMOS integrated circuits for high-speed serial communication links
    Friedman, DJ
    Meghelli, M
    Parker, BD
    Yang, J
    Ainspan, HA
    Rylyakov, AV
    Kwark, YH
    Ritter, MB
    Shan, L
    Zier, SJ
    Sorna, M
    Soyuer, M
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2003, 47 (2-3) : 259 - 282
  • [19] Crosstalk penalty in high-speed, serial-communication modules
    Lystad, K
    EDN, 2005, 50 (13) : 67 - +
  • [20] A novel receiver in high-speed serial data link
    Li, HL
    Mao, C
    Xiong, J
    Men, CY
    He, LN
    Yan, XL
    2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 623 - 626