Photon-Detection Timing-Jitter Model in Verilog-A

被引:0
|
作者
Lopez-Martinez, Juan Manuel [1 ]
Carmona-Galan, Ricardo [1 ]
Rodriguez-Vazquez, Angel [1 ]
机构
[1] Univ Seville, Inst Microelect Sevilla CNM, CSIC, Seville, Spain
基金
欧盟地平线“2020”;
关键词
Photon detection; timing jitter; Verilog-A; single-photon avalanche diode (SPAD); device simulation;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Single-photon avalanche diodes can be employed to register the arrival of an individual photon. They are biased beyond breakdown voltage, and thus the electron-hole pairs generated by any incident photon is accelerated by the strong electric field triggering an avalanche current. In recent years, there have been attempts to model its characteristics in Verilog-A HDL. However, none of them have modelled its photon-detection timing jitter. This paper explains the mechanism of avalanche triggering and proposes a first approach to model it in Verilog-A. Comparison with experimental data and data reported in literature validates the model.
引用
收藏
页数:5
相关论文
共 50 条
  • [1] An Efficient Simplified SPAD Timing Jitter Model in Verilog-A for Circuit Simulation
    Xu, Linmeng
    Chang, Yu
    Liu, Liyu
    Qiao, Kai
    Xu, Zefang
    Wang, Jieying
    Su, Chang
    Liu, Tianye
    Yin, Fei
    Wang, Xing
    ELECTRONICS, 2025, 14 (06):
  • [2] Single Photon Detectors's Timing-Jitter Quantum Description
    Gouzien, Elie
    Fedrici, Bruno
    Zavatta, Alessandro
    Tanzilli, Sebastien
    D'Auria, Virginia
    2019 CONFERENCE ON LASERS AND ELECTRO-OPTICS (CLEO), 2019,
  • [3] Operational Description of Single-Photon Detectors Including Timing-Jitter Effects
    Gouzien, Elie
    Fedrici, Bruno
    Mondain, Francois
    Zavatta, Alessandro
    Tanzilli, Sebastien
    D'Auria, Virginia
    2019 CONFERENCE ON LASERS AND ELECTRO-OPTICS EUROPE & EUROPEAN QUANTUM ELECTRONICS CONFERENCE (CLEO/EUROPE-EQEC), 2019,
  • [4] A timing-jitter robust UWB modulation scheme
    Chen, Jie
    Lv, Tiejun
    Chen, Yingda
    Lv, Jingyang
    IEEE SIGNAL PROCESSING LETTERS, 2006, 13 (10) : 593 - 596
  • [5] Pulse timing-jitter reduction by incoherent addition
    Tsuchida, H
    OPTICS LETTERS, 2003, 28 (06) : 474 - 476
  • [6] A Spatially Distributed Single Photon Avalanche Diode Verilog-A Compact Model
    Rink, Sven
    Kammerer, Jean-Baptiste
    Quenette, Vincent
    Uhring, Wilfried
    Gouget, Gilles
    Manouvrier, Jean-Robert
    Lallement, Christophe
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (01) : 331 - 336
  • [7] Study of Memristor with Verilog-A Model
    Baghel, Vijay Singh
    Akashe, Shyam
    JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2016, 11 (2-3): : 89 - 97
  • [8] Timing-jitter compensator opens eye closure
    不详
    LASER FOCUS WORLD, 2002, 38 (07): : 15 - 15
  • [9] Analysis of accumulated timing-jitter in the time domain
    Awad, SS
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 1998, 47 (01) : 69 - 73
  • [10] Verilog-A model for avalanche dynamics and quenching in Single-Photon Avalanche Diodes
    Oussaiti, Y.
    Rideau, D.
    Manouvrier, J. R.
    Quenette, V
    Mamdy, B.
    Buj, C.
    Grebot, J.
    Wehbe-Alause, H.
    Lopez, A.
    Mugny, G.
    Agnew, M.
    Lacombe, E.
    Pala, M.
    Dollfus, P.
    2020 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2020), 2020, : 145 - 148