Low-Power Single-Transistor Voltage-Mode Third-Order All-pass Filter in 65-nm CMOS

被引:0
|
作者
Elamien, M. B. [1 ]
Maundy, B. J. [1 ]
Belostotski, L. [1 ]
Elwakil, A. S. [1 ,2 ,3 ]
机构
[1] Univ Calgary, Dept Elect & Comp Engn, Calgary, AB, Canada
[2] Univ Sharjah, Dept Elect & Comp Engn, Sharjah, U Arab Emirates
[3] Nile Univ, Nanoelect Integrated Syst Ctr NISC, Giza, Egypt
关键词
All-pass filter; CMOS TTD; third-order filters; TRUE-TIME-DELAY;
D O I
10.1109/mwscas48704.2020.9184478
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
This work proposes a new third-order wide-band all-pass filter (APF) circuit as a true time delay (TTD) element. The proposed APF is a voltage-mode circuit which only includes one transistor, one inductor, two resistors, and two capacitors. Post-layout simulation results in 65-nm CMOS process are used to validate the performance of the proposed circuit. The presented third-order CMOS APF achieves a group delay (GD) of 65.4 ps for about 12.7 GHz bandwidth while it consumes only 597 mu W. It also demonstrates a delay-bandwidth (DBW) of 0.83. Finally, the presented APF achieves an input-referred IP3 of 8.32 dBm and occupies an area of 148 mu m x 201 mu m.
引用
收藏
页码:1 / 4
页数:4
相关论文
共 44 条
  • [31] A low-voltage low-power fully differential rail-to-rail input/output opamp in 65-nm CMOS
    Yan, Weixun
    Kolm, Robert
    Zimmermann, Horst
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 2274 - 2277
  • [32] Analytical synthesis of low-sensitivity high-order voltage-mode DDCC and FDCCII-grounded R and C all-pass filter structures
    Chang, Chun-Ming
    Soliman, Ahmed M.
    Swamy, M. N. S.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (07) : 1430 - 1443
  • [33] Low-voltage first-order fully differential CMOS all-pass filter with programmable pole-zero
    Acosta, L.
    Ramirez-Angulo, J.
    Lopez-Martin, A. J.
    Carvajal, R. G.
    ELECTRONICS LETTERS, 2009, 45 (08) : 385 - U72
  • [34] New Low-Voltage Low-Power VM All-Pass Filter Using Current Follower with Non-Unity Gain
    Herencsar, Norbert
    Koton, Jaroslav
    Vrba, Kamil
    Minaei, Shahram
    Goknar, Izzet Cem
    2014 IEEE 57TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2014, : 571 - 574
  • [35] An Area and Energy Efficient Ultra-Low Voltage Level Shifter With Pass Transistor and Reduced-Swing Output Buffer in 65-nm CMOS
    Van Loi Le
    Kim, Tony Tae-Hyoung
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2018, 65 (05) : 607 - 611
  • [36] A Low-Power Baseband Filter Based on a 1.2-V 65-nm CMOS Bulk-Driven Linear Tunable Transconductor
    Sanchez-Rodriguez, T.
    Galan, J.
    Munoz, F.
    Carvajal, R. G.
    JOURNAL OF LOW POWER ELECTRONICS, 2016, 12 (03) : 234 - 241
  • [37] Resistorless Current-Mode First-Order All-Pass Filter with Electronic Tuning Employing Low-Voltage CBTA and Grounded Capacitor
    Herencsar, Norbert
    Koton, Jaroslav
    Lahiri, Abhirup
    Ayten, Umut E.
    Sagbas, Mehmet
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2018, 27 (02)
  • [38] An Area-Efficient and Low-Power Comparator for Type-III Compensated Voltage-Mode Control DC-DC Buck Converter in 65nm CMOS Technology Process
    Montaos, Ecclesiastes G. Jr Jr
    Caberos, Aileen B.
    Vinalon, Leocarl M.
    ISCIT 2019: PROCEEDINGS OF 2019 19TH INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES (ISCIT), 2019, : 113 - 117
  • [39] A 5.35-mW 10-MHz Single-Opamp Third-Order CT Δ Σ Modulator With CTC Amplifier and Adaptive Latch DAC Driver in 65-nm CMOS
    Wang, Wei
    Zhu, Yan
    Chan, Chi-Hang
    Martins, Rui Paulo
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018, 53 (10) : 2783 - 2794
  • [40] Low-Power Current Integrating Flat-Passband Infinite Impulse Response Filter for Sensor Read-Out Integrated Circuit in 65-nm CMOS Technology
    Jo, Sung-Hun
    ELECTRONICS, 2023, 12 (05)