High Speed VLSI Architecture Design Using FFT for 5G Communications

被引：0

作者：

Devi, P. Lakshmi ^{[1
]}

Malipatil, Somashekhar ^{[2
]}

Surekha, P. S. ^{[2
]}

机构：

[1] St Peeters Engn Coll A, Dept Elect & Commun Engn, Hyderabad, Telangana, India

[2] Malla Reddy Engn Coll & Management Sci, Dept Elect & Commun Engn, Medchal, Telangana, India

来源：

INVENTIVE COMPUTATION AND INFORMATION TECHNOLOGIES, ICICIT 2021 | 2022年 / 336卷

关键词：

Coordinate rotation digital computer (CORDIC); FFT; DFT; Xilinx ISE 14.7; Verilog; 5G; VLSI; PROCESSOR;

D O I：

10.1007/978-981-16-6723-7_22

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

A high speed FFT processor is designed supporting 16- to 4096-point FFTs and 12- to 2400-point DFTs for 5G, WLAN. The processor is designed for high speed applications and source code is written in Verilog. Synthesis and simulation is done in Xilinx ISE 14.7. The power dissipation is minimized (20.3 mW) and delay is 9.539 ns and further extension is done using CORDIC processor delay is 7.55 ns. In this paper, high speed VLSI Architecture designed using FFT for 5G Communications. The proposed results are compared with the existed work.

引用

页码：297 / 304

页数：8

共 50 条

[41] Design of New DSP Instructions and Their Hardware Architecture for High-Speed FFT
Jae Sung Lee
Myung H. Sunwoo
Journal of VLSI signal processing systems for signal, image and video technology, 2003, 33 : 247 - 254
[42] Design of new DSP iinstructions and their hardware architecture for high-speed FFT
Lee, JS
Jeon, YS
Sunwoo, MH
SIPS 2001: IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2001, : 80 - 90
[43] Location-Aware 5G Communications and Doppler Compensation for High-Speed Train Networks
Levanen, Toni
Talvitie, Jukka
Wichman, Risto
Syrjala, Ville
Renfors, Markku
Valkama, Mikko
2017 EUROPEAN CONFERENCE ON NETWORKS AND COMMUNICATIONS (EUCNC), 2017,
[44] An Energy Efficient VLSI Architecture of Decision Feedback Equalizer for 5G Communication System
Khan, Mohd Tasleem
Shaik, Rafi Ahamed
IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2017, 7 (04) : 569 - 581
[45] A Review of High Gain and High Efficiency Reflectarrays for 5G Communications
Dahri, Muhammad Hashim
Abbasi, Muhammad Inam
Jamaluddin, Mohd Haizal
Kamarudin, Muhammad Ramlee
IEEE ACCESS, 2018, 6 : 5973 - 5985
[46] High Speed VLSI Architecture for Squaring Algorithm Using Retiming Approach
Jalaja, S.
Prakash, Vijaya A. M.
2013 THIRD INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING AND COMMUNICATIONS (ICACC 2013), 2013, : 233 - 238
[47] Hybrid Fabric Wearable Antenna Design and Evaluation for High Speed 5G Applications
Rubesh Kumar, T.
Madhavan, Moorthi
WIRELESS PERSONAL COMMUNICATIONS, 2022, 127 (02) : 1517 - 1528
[48] Hybrid Fabric Wearable Antenna Design and Evaluation for High Speed 5G Applications
T. Rubesh Kumar
Moorthi Madhavan
Wireless Personal Communications, 2022, 127 : 1517 - 1528
[49] High speed algorithm and VLSI architecture design for decoding BCH product codes
Chi, ZP
Parhi, KK
2002 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I-IV, PROCEEDINGS, 2002, : 3089 - 3092
[50] A high speed VLSI architecture for handwriting recognition
Gregoretti, F
Passerone, R
Reyneri, LM
Sansoé, C
JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2001, 28 (03): : 259 - 278

← 1 2 3 4 5 →