共 50 条
- [41] Specification Mutation Analysis for Validating Timed Testing Approaches Based on Timed Automata 2012 IEEE 36TH ANNUAL COMPUTER SOFTWARE AND APPLICATIONS CONFERENCE (COMPSAC), 2012, : 660 - 669
- [42] An incremental method for testing timed input output automata NEW ASPECTS OF TELECOMMUNICATIONS AND INFORMATICS, 2008, : 61 - 66
- [43] Testing Automotive Reactive Systems using Timed Automata PROCEEDINGS OF THE 2017 9TH IEEE INTERNATIONAL CONFERENCE ON INTELLIGENT DATA ACQUISITION AND ADVANCED COMPUTING SYSTEMS: TECHNOLOGY AND APPLICATIONS (IDAACS), VOL 1, 2017, : 510 - 513
- [44] Improving Search Order for Reachability Testing in Timed Automata FORMAL MODELING AND ANALYSIS OF TIMED SYSTEMS (FORMATS 2015), 2015, 9268 : 124 - 139
- [45] Time for Networks: Mutation Testing for Timed Automata Networks PROCEEDINGS OF THE 2024 IEEE/ACM 12TH INTERNATIONAL CONFERENCE ON FORMAL METHODS IN SOFTWARE ENGINEERING, FORMALISE 2024, 2024, : 44 - 54
- [46] A guided method for testing timed input output automata TESTING OF COMMUNICATING SYSTEMS, PROCEEDINGS, 2003, 2644 : 211 - 225
- [47] Model checking via reachability testing for timed automata TOOLS AND ALGORITHMS FOR THE CONSTRUCTION AND ANALYSIS OF SYSTEMS, 1998, 1384 : 263 - 280
- [49] Concurrency theory: timed automata, testing, program synthesis Distributed Computing, 2012, 25 : 3 - 4
- [50] Unbounded, fully symbolic model checking of timed automata using Boolean methods COMPUTER AIDED VERIFICATION, 2003, 2725 : 154 - 166