Learned Image Compression with Fixed-point Arithmetic

被引:6
|
作者
Sun, Heming [1 ,2 ,3 ]
Yu, Lu [2 ]
Katto, Jiro [1 ]
机构
[1] Waseda Univ, Shinjuku City, Japan
[2] Zhejiang Univ, Hangzhou, Peoples R China
[3] JST PRESTO, Saitama, Japan
关键词
Image compression; neural networks; quantization; fixed-point; fine-tuning;
D O I
10.1109/PCS50896.2021.9477496
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Learned image compression (LIC) has achieved superior coding performance than traditional image compression standards such as HEVC intra in terms of both PSNR and MS-SSIM. However, most LIC frameworks are based on floating-point arithmetic which has two potential problems. First is that using traditional 32-bit floating-point will consume huge memory and computational cost. Second is that the decoding might fail because of the floating-point error coming from different encoding/decoding platforms. To solve the above two problems. 1) We linearly quantize the weight in the main path to 8-bit fixed-point arithmetic, and propose a fine tuning scheme to reduce the coding loss caused by the quantization. Analysis transform and synthesis transform are fine tuned layer by layer. 2) We exploit look-up-table (LUT) for the cumulative distribution function (CDF) to avoid the floating-point error. When the latent node follows non-zero mean Gaussian distribution, to share the CDF LUT for different mean values, we restrict the range of latent node to be within a certain range around mean. As a result, 8-bit weight quantization can achieve negligible coding gain loss compared with 32-bit floating-point anchor. In addition, proposed CDF LUT can ensure the correct coding at various CPU and GPU hardware platforms.
引用
收藏
页码:106 / 110
页数:5
相关论文
共 50 条
  • [21] RELIABLE IMPLEMENTATION OF LINEAR FILTERS WITH FIXED-POINT ARITHMETIC
    Hilaire, Thibault
    Lopez, Benoit
    2013 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS), 2013, : 401 - 406
  • [22] Simple method of computing a function in fixed-point arithmetic
    Deo, SS
    Hari, KVS
    ELECTRONICS LETTERS, 1997, 33 (23) : 1931 - 1932
  • [23] Implementation of Resonant Controllers and Filters in Fixed-Point Arithmetic
    Harnefors, Lennart
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2009, 56 (04) : 1273 - 1281
  • [24] Feedback decoding of fixed-point arithmetic convolutional codes
    Redinbo, R
    ISIT: 2002 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY, PROCEEDINGS, 2002, : 378 - 378
  • [25] Wave Computer Core Using Fixed-point Arithmetic
    Karakaya, Baris
    Yeniceri, Ramazan
    Yalcin, Mustak E.
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 1514 - 1517
  • [26] CONDITION CODE PREDICTOR FOR FIXED-POINT ARITHMETIC UNITS
    VASSILIADIS, S
    PUTRINO, M
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1989, 66 (06) : 887 - 890
  • [27] FIXED-POINT, PARALLEL ARITHMETIC DIGITAL SIGNAL PROCESSORS
    ALI, ZM
    COMSAT TECHNICAL REVIEW, 1978, 8 (02): : 273 - 330
  • [28] A Dynamic Dual Fixed-Point Arithmetic Architecture for FPGAs
    Vera, G. Alonzo
    Pattichis, Marios
    Lyke, James
    INTERNATIONAL JOURNAL OF RECONFIGURABLE COMPUTING, 2011, 2011
  • [29] Formal verification of a controller implementation in fixed-point arithmetic
    Devadze, Grigory
    Flessing, Lars
    Streif, Stefan
    2023 EUROPEAN CONTROL CONFERENCE, ECC, 2023,
  • [30] DIGITAL NOTCH FILTERS IMPLEMENTATION WITH FIXED-POINT ARITHMETIC
    Pinheiro, Eduardo
    Postolache, Octavian
    Girao, Pedro
    XIX IMEKO WORLD CONGRESS: FUNDAMENTAL AND APPLIED METROLOGY, PROCEEDINGS, 2009, : 491 - 496