Package on Package DDR Power Integrity Design

被引:0
|
作者
Shu, Heng Chuan [1 ]
Quek, Li Chuang [1 ]
机构
[1] Intel Microelect Malaysia, Bayan Lepas 11900, Penang, Malaysia
关键词
power delivery; DDR; Package on package (PoP); System On Chip (SoC);
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The IC (integrated circuit) packaging technology has evolved and transitioned from wirebond to flipchip, multi-chip package (MCP) to 3D stacking. PoP (Package on Package) enables the vertical integration of memory on the conventional package which helps to achieve higher component density on the platform. PoP technology is very important for modern electronics devices as it features more function in very compact devices such as smart phones and tablets. While PoP offers denser component count on platform, it also comes with electrical challenges such as Power Integrity issue. Conventional Power Integrity Design and Methodology may not hold for PoP technology.
引用
收藏
页码:559 / 562
页数:4
相关论文
共 50 条
  • [1] Signal Power Integrity and Design Consideration in Package Modeling
    Zhao, Jin
    Chan, Edward K.
    EPTC: 2008 10TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1-3, 2008, : 71 - +
  • [2] High Frequency Power Integrity Design Sensitivity to Package Design Rules
    Shekhar, Sameer
    Jain, Amit K.
    Kuan, Chin Lee
    2018 IEEE 20TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2018, : 266 - 269
  • [3] Design of Panel Level Package and Power and Signal Integrity Analysis
    National University Of Kaohsiung, Department Of Electrical Engineering, Taiwan
    Int. Conf. Electron. Packag., ICEP, 2024, (273-274):
  • [4] Package Design Methodology in Consideration with Signal Integrity, Power Integrity and Electromagnetic Immunity
    Pu, Bo
    Kim, Kwangho
    Nah, Wansoo
    2014 XXXITH URSI GENERAL ASSEMBLY AND SCIENTIFIC SYMPOSIUM (URSI GASS), 2014,
  • [5] Power Integrity Design for Package-Board System Based on BGA
    Sun Haiyan
    Wang Xuemin
    Sun Ling
    Zhao Jicong
    Sun Wenjun
    2017 18TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2017, : 904 - 907
  • [6] Package integrity testing
    Giese, J
    FOOD TECHNOLOGY, 2002, 56 (12) : 60 - 60
  • [7] Evaluating package integrity
    Forcinio, Hallie
    Pharmaceutical Technology, 2015, 39 (04) : 76 - 77
  • [8] Modeling of signal and power integrity in system on package applications
    Swaminathan, Madhavan
    Engin, A. Ege
    2007 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY: WORKSHOP AND TUTORIAL NOTES, VOLS 1-3, 2007, : 964 - 969
  • [9] Signal Integrity Flow for System-in-Package and Package-on-Package Devices
    Pulici, Paolo
    Vanalli, Gian Pietro
    Dellutri, Michele A.
    Guarnaccia, Domenico
    Lo Iacono, Filippo
    Campardo, Giovanni
    Ripamonti, Giancarlo
    PROCEEDINGS OF THE IEEE, 2009, 97 (01) : 84 - 95
  • [10] Design Optimization for a Power Package by Simulation
    Fan, Haibo
    Chow, W. W.
    Umali, Pompeo V.
    Wong, Fei
    Zhang, Kai
    Chen, Haibin
    Wu, Jingshen
    2017 18TH INTERNATIONAL CONFERENCE ON THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICROELECTRONICS AND MICROSYSTEMS (EUROSIME), 2017,