Module address generators for DSPs

被引：0
|
作者：
Prasad, MK
Kolagotla, RK
机构：
[1] Sony Personal Mobile Commun Amer, San Diego, CA 92127 USA
[2] AT&T Bell Labs, Lucent Technol, Allentown, PA 18103 USA
来源：
ELECTRONICS LETTERS | 1998年 / 34卷 / 17期
关键词：
D O I：
10.1049/el:19981153
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Digital signal processors implement module addressing by using separate hardware generation and comparison. To simplify hardware, they restrict the starting address, the displacement value, and/or the buffer length. The authors show that, by rewriting the equations for module addressing, it is possible to combine address generation and comparison to simplify hardware without less in speed.
引用
收藏
页码：1653 / 1654
页数：2
相关论文
共 50 条
  • [41] Module generators driving the compilation for adaptive computing systems
    Koch, A
    Kasprzyk, N
    10TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2002, : 293 - 294
  • [42] DESIGN OF DATAPATH MODULE GENERATORS FROM ALGORITHMIC REPRESENTATIONS
    MOSHNYAGA, V
    TAMARU, K
    YASUURA, H
    IFIP TRANSACTIONS A-COMPUTER SCIENCE AND TECHNOLOGY, 1993, 22 : 183 - 192
  • [43] Module structure of the free Lie ring on three generators
    Kovács L.G.
    Stöhr R.
    Archiv der Mathematik, 1999, 73 (3) : 182 - 185
  • [44] AN INTERACTIVE ONLINE MODULE TO ADDRESS LGBT HEALTH DISPARITIES
    Hannan, Philipp
    Lee, Rita
    JOURNAL OF GENERAL INTERNAL MEDICINE, 2014, 29 : S506 - S507
  • [45] Address generators for mapping arrays in bit-reversed order
    Harley, TR
    Maheshwaramurthy, GP
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2004, 52 (06) : 1693 - 1703
  • [46] Design Methods for Multiple-Valued Input Address Generators
    Sasao, Tsutomu
    ISMVL 2006: 36TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, 2006, : 1 - 10
  • [47] Analytical synthesis of bandwidth-efficient SDRAM address generators
    Bayliss, Samuel
    Constantinides, George A.
    MICROPROCESSORS AND MICROSYSTEMS, 2012, 36 (08) : 665 - 675
  • [48] BENCHTOP PULSE GENERATORS ADDRESS HIGH-SPEED APPLICATIONS
    SMALL, CH
    EDN, 1985, 30 (17) : 134 - 140
  • [49] DSPs in communications
    Stevens, J
    IEEE SPECTRUM, 1998, 35 (09) : 39 - 46
  • [50] Performance-area trade-off of address generators for address decoder-decoupled memory
    Hettiaratchi, S
    Cheung, PYK
    Clarke, TJW
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, : 902 - 908
12345