Analysis of Thermal Effects of Through Silicon Via in 3D IC using Infrared Microscopy

被引：0
|
作者：
Shin, Yoonhwan [1 ]
Kim, Sarah Eunkyung [2 ]
Kim, Sungdong [1 ]
机构：
[1] Seoul Natl Univ Sci & Technol, Dept Mech Syst Design Engn, Seoul, South Korea
[2] Seoul Natl Univ Sci & Technol, Grad Sch NID Fus Technol, Seoul, South Korea
来源：
2015 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE AND 2015 IEEE MATERIALS FOR ADVANCED METALLIZATION CONFERENCE (IITC/MAM) | 2015年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Thermal management of 3D IC is an important factor in terms of performance and reliability. In this study, the feasibility of Cu TSV as a heat dissipation path was experimentally investigated. 40 mu m thick Si wafer was pointheated at 50 degrees C, 100 degrees C, 150 degrees C and 200 degrees C and surface temperature profile on the other side was observed using IR microscope. Specimens with TSV showed higher maximum temperature and larger hot area than ones without TSV above 100 degrees C, which implies TSV delivered the heat faster than Si bulk and can be used as a fast heat dissipation path. In a two tier stacked structure, the effect of TSV was not noticeable because of thick substrate wafer.
引用
收藏
页码：249 / 251
页数：3
相关论文
共 50 条
  • [41] Coupling Analysis of Through-Silicon Via (TSV) Arrays in Silicon Interposers for 3D Systems
    Xie, Biancun
    Swaminathan, Madhavan
    Han, Ki Jin
    Xie, Jianyong
    2011 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC), 2011, : 16 - 21
  • [42] Feasibility of coaxial through silicon via 3D integration
    Adamshick, S.
    Coolbaugh, D.
    Liehr, M.
    ELECTRONICS LETTERS, 2013, 49 (16) : 1028 - 1029
  • [43] Copper Through Silicon Via (TSV) for 3D integration
    Kothandaraman, C.
    Himmel, B.
    Safran, J.
    Golz, J.
    Maier, G.
    Farooq, M. G.
    Graves-Abe, T.
    Landers, W.
    Volant, R.
    Petrarca, K.
    Chen, F.
    Sullivan, T. D.
    LaRosa, G.
    Robson, N.
    Hannon, R.
    Iyer, S. S.
    2012 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2012,
  • [44] Through-Silicon Via Technology for 3D Applications
    Philipsen, Harold G. G.
    Luehn, Ole
    Civale, Yann
    Wang, Yu-Shuen
    Tezcan, Deniz Sabuncuoglu
    Ruythooren, Wouter
    PROCESSING, MATERIALS, AND INTEGRATION OF DAMASCENE AND 3D INTERCONNECTS, 2010, 25 (38): : 97 - 107
  • [45] Through silicon via copper electrodeposition for 3D integration
    Beica, Rozalia
    Sharbono, Charles
    Ritzdorf, Tom
    58TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, PROCEEDINGS, 2008, : 577 - +
  • [46] Thermal management of coaxial through-silicon-via (C-TSV)-based three-dimensional integrated circuit (3D IC)
    Wang, Fengjuan
    Yu, Ningmei
    IEICE ELECTRONICS EXPRESS, 2016, 13 (11):
  • [47] Modeling and Electromagnetic Analysis of Multilayer Through Silicon Via Interconnect for 3D Integration
    Yan, Zhaowen
    Kang, Ting
    Zhang, Wei
    Wang, Jianwei
    INTERNATIONAL JOURNAL OF ANTENNAS AND PROPAGATION, 2015, 2015
  • [48] Investigation of thermal effects in through-silicon vias using scanning thermal microscopy
    Wielgoszewski, Grzegorz
    Jozwiak, Grzegorz
    Babij, Michal
    Baraniecki, Tomasz
    Geer, Robert
    Gotszalk, Teodor
    MICRON, 2014, 66 : 63 - 68
  • [49] Optimization of Design Parameters using Taguchi Method for Thermal Stress Analysis in a 3D IC
    Bin Sazali, Syamil
    Hassan, Hasliza Binti
    Yusof, Norliana
    Husaini, Yusnira
    Aziz, Anees Binti Abdul
    Yaakub, Tuan Norjihan Binti Tuan
    2024 IEEE 14TH SYMPOSIUM ON COMPUTER APPLICATIONS & INDUSTRIAL ELECTRONICS, ISCAIE 2024, 2024, : 556 - 559
  • [50] Integrated Algorithm for 3-D IC Through-Silicon Via Assignment
    Liu, Xiaodong
    Yeap, Gary
    Tao, Jun
    Zeng, Xuan
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (03) : 655 - 666
12345