Deep n-well MAPS in a 130 nm CMOS technology: Beam test results

被引:6
|
作者
Neri, N. [1 ,2 ]
Avanzini, C. [1 ,2 ]
Batignani, G. [1 ,2 ]
Bettarini, S. [1 ,2 ]
Bosi, F. [1 ,2 ]
Ceccanti, M. [1 ,2 ]
Cenci, R. [1 ,2 ]
Cervelli, A. [1 ,2 ]
Crescioli, F. [1 ,2 ]
Dell'Orso, M. [1 ,2 ]
Forti, F. [1 ,2 ]
Giannetti, P. [1 ,2 ]
Giorgi, M. A. [1 ,2 ]
Gregucci, S. [1 ,2 ]
Mammini, P. [1 ,2 ]
Marchiori, G. [1 ,2 ]
Massa, M. [1 ,2 ]
Morsani, F. [1 ,2 ]
Paoloni, E. [1 ,2 ]
Piendibene, M. [1 ,2 ]
Profeti, A. [1 ,2 ]
Rizzo, G. [1 ,2 ]
Sartori, L. [1 ,2 ]
Walsh, J. [1 ,2 ]
Yurtsev, E. [1 ,2 ]
Lusiani, A. [2 ,3 ]
Manghisoni, M. [4 ,5 ]
Re, V. [4 ,5 ]
Traversi, G. [4 ,5 ]
Bruschi, M. [6 ,7 ]
Di Sipio, R. [6 ,7 ]
Fabbri, L. [6 ,7 ]
Giacobbe, B. [6 ,7 ]
Gabrielli, A. [6 ,7 ]
Giorgi, F. [6 ,7 ]
Pellegrini, G. [6 ,7 ]
Sbarra, C. [6 ,7 ]
Semprini, N. [6 ,7 ]
Spighi, R. [6 ,7 ]
Valentinetti, S. [6 ,7 ]
Villa, M. [6 ,7 ]
Zoccoli, A. [6 ,7 ]
Andreoli, C. [5 ,8 ]
Gaioni, L. [5 ,8 ]
Pozzati, E. [5 ,8 ]
Ratti, L. [5 ,8 ]
Speziali, V. [5 ,8 ]
Gamba, D. [9 ,10 ]
Giraudo, G. [9 ,10 ]
Mereu, P. [9 ,10 ]
机构
[1] Univ Pisa, I-56100 Pisa, Italy
[2] INFN Pisa, Pisa, Italy
[3] Scuola Normale Super Pisa, Pisa, Italy
[4] Univ Bergamo, Bergamo, Italy
[5] INFN Pavia, Pavia, Italy
[6] Univ Bologna, I-40126 Bologna, Italy
[7] INFN Bologna, Bologna, Italy
[8] Univ Pavia, I-27100 Pavia, Italy
[9] Univ Turin, I-10124 Turin, Italy
[10] INFN Torino, Turin, Italy
[11] Univ Trento, Trento, Italy
[12] INFN Padova, Padua, Italy
[13] Univ Trieste, I-34127 Trieste, Italy
[14] INFN Trieste, Trieste, Italy
关键词
Silicon pixel sensors; MAPS; Beam test; Deep n-well; Charged particle tracker; DETECTOR;
D O I
10.1016/j.nima.2010.02.193
中图分类号
TH7 [仪器、仪表];
学科分类号
0804 ; 080401 ; 081102 ;
摘要
We report on recent beam test results for the APSEL4D chip, a new deep n-well MAPS prototype with a full in-pixel signal processing chain obtained by exploiting the triple well option of the CMOS 0.13 mu m process. The APSEL4D chip consists of a 4096 pixel matrix (32 rows and 128 columns) with 50 x 50 mu m(2) pixel cell area, with custom readout architecture capable of performing data sparsification at pixel level. APSEL4D has been characterized in terms of charge collection efficiency and intrinsic spatial resolution under different conditions of discriminator threshold settings using a 12 GeV/c proton beam in the T9 area of the CERN PS. We observe a maximum hit efficiency of 92% and we estimate an intrinsic resolution of about 14 mu m. The data driven approach of the tracking detector readout chips has been successfully used to demonstrate the possibility to build a Level 1 trigger system based on associative memories. The analysis of the beam test data is critically reviewed along with the characterization of the device under test. (C) 2010 Elsevier B.V. All rights reserved.
引用
收藏
页码:195 / 197
页数:3
相关论文
共 50 条
  • [21] A high isolation CMFB downconversion micromixer using 0.18-μm deep N-well CMOS technology
    Meng, CC
    Xu, SK
    Wu, TH
    Chao, MH
    Huang, GW
    2003 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-3, 2003, : A105 - A108
  • [22] Integrated Silicon PIN Photodiodes Using Deep N-Well in a Standard 0.18-μm CMOS Technology
    Ciftcioglu, Berkehan
    Zhang, Lin
    Zhang, Jie
    Marciante, John R.
    Zuegel, Jonathan
    Sobolewski, Roman
    Wu, Hui
    JOURNAL OF LIGHTWAVE TECHNOLOGY, 2009, 27 (15) : 3303 - 3313
  • [23] OPTIMIZED RETROGRADE N-WELL FOR 1-MU-M CMOS TECHNOLOGY
    MARTIN, RA
    CHEN, JYT
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (02) : 286 - 292
  • [24] A 0.5-V P-Well/Deep N-Well Photodetector in 65-nm CMOS for Monolithic 850-nm Optical Receivers
    Pan, Quan
    Hou, Zhengxiong
    Li, Yu
    Poon, Andrew W.
    Yue, C. Patrick
    IEEE PHOTONICS TECHNOLOGY LETTERS, 2014, 26 (12) : 1184 - 1187
  • [25] STUDY OF 2 mu m EPITAXIAL N-WELL CMOS TECHNOLOGY.
    Ma, Huainan
    Xu, Jiasheng
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 1987, 8 (04): : 378 - 384
  • [26] RESISTANCE MODULATION EFFECT IN N-WELL CMOS
    NIITSU, Y
    SASAKI, G
    NIHIRA, H
    KANZAKI, K
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (11) : 2227 - 2231
  • [27] TRANSIENT LATCHUP CHARACTERISTICS IN N-WELL CMOS
    OHZONE, T
    IWATA, H
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (08) : 1870 - 1875
  • [28] A high isolation CMFB downconversion micromixer using 0.18-μm deep N-well CMOS technology
    Dept. of Communications Engineering, National Chiao Tung University, Hsin-Chu, Taiwan
    不详
    不详
    IEEE Radio Freq Integr Circuits Symp RFIC Dig Tech Pap, (619-622):
  • [29] TID Effects in Deep N-Well CMOS Monolithic Active Pixel Sensors
    Ratti, Lodovico
    Andreoli, Claudio
    Gaioni, Luigi
    Manghisoni, Massimo
    Pozzati, Enrico
    Re, Valerio
    Traversi, Gianluca
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2009, 56 (04) : 2124 - 2131
  • [30] Simulation Study of Single Event Effect for Different N-Well and Deep-N-Well Doping in 65nm Triple-Well CMOS Devices
    Wang, Tianqi
    Xiao, Liyi
    Huang, Qingfeng
    2012 INTERNATIONAL CONFERENCE ON OPTOELECTRONICS AND MICROELECTRONICS (ICOM), 2012, : 505 - 509