Optimal Cell Design for Enhancing Reliability Characteristics for sub 30 nm NAND Flash Memory

被引：2
|
作者：
Cho, Eun Suk [1 ]
Kim, Hyun Jung [1 ]
Kim, Byoung Taek [1 ]
Song, Jai Hyuk [1 ]
Song, Du Heon [1 ]
Choi, Jeong-Hyuk [1 ]
Suh, Kang-Deog [2 ]
Chung, Chilhee [1 ]
机构：
[1] Samsung Elect Co, Semicond Business Div, NAND Flash Proc Architecture Team, San 24, Yongin 446711, Gyunggi Do, South Korea
[2] Sungkyunkwan Univ, Sch Informat & Commun Engn, Suwon 440746, South Korea
来源：
2010 INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM | 2010年
关键词：
Reliability; SCE; Coupling Rario; Floating Gate; NAND Flash; INTERFERENCE;
D O I：
10.1109/IRPS.2010.5488763
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
One of the critical scaling barriers in sub 30 nm NAND Flash technology node is an abrupt threshold voltage drop of cell transistors by short channel effect. It increases program voltage which leads, in turn, to fatal reliability issues. A simple way to relieve the short channel effect is increasing the channel boron concentration. However it degrades endurance characteristics by deteriorating boosting efficiency on inhibit operation. In this paper, we present an optimal cell design for the improved reliability characteristics in the level of mass production for the future NAND Flash with floating gate cells.
引用
收藏
页码：611 / 614
页数：4
相关论文
共 50 条
  • [21] Three Bits Per Cell Floating Gate NAND Flash Memory Technology for 30nm and beyond
    Nitta, H.
    Kamigaichi, T.
    Arai, F.
    Futatsuyama, T.
    Endo, M.
    Nishihara, N.
    Murata, T.
    Takekida, H.
    Izumi, T.
    Uchida, K.
    Maruyama, T.
    Kawabata, I.
    Suyama, Y.
    Sato, A.
    Ueno, K.
    Takeshita, H.
    Joko, Y.
    Watanabe, S.
    Liu, Y.
    Meguro, H.
    Kajita, A.
    Ozawa, Y.
    Takeuchi, Y.
    Hara, T.
    Watanabe, T.
    Sato, S.
    Tomiie, H.
    Kanemaru, Y.
    Shoji, R.
    Lai, C. H.
    Nakamichi, M.
    Owada, K.
    Ishigaki, T.
    Hemink, G.
    Dutta, D.
    Dong, Y.
    Chen, C.
    Liang, G.
    Higashitani, M.
    Lutze, J.
    2009 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, VOLS 1 AND 2, 2009, : 307 - +
  • [22] Investigation of Retention Characteristics for Trap-Assisted Tunneling Mechanism in Sub 20-nm NAND Flash Memory
    Lee, Kyunghwan
    Shin, Hyungcheol
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2017, 17 (04) : 758 - 762
  • [23] Reliability Issue of 20 nm MLC NAND FLASH
    Youn, Tae-Un
    Noh, Keum-Whan
    Yi, Sang-Mok
    Kim, Jong-Wook
    Park, Noh-Yong
    Shin, Sung-Chul
    Yun, Kwang-Hyun
    Kim, Byung-Kook
    Park, Sung-Kye
    Lee, Seok-Kiu
    Hong, Sung-Joo
    2013 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2013,
  • [24] Integration technology of 30nm generation multi-level NAND flash for 64Gb NAND flash memory
    Kwak, Donghwa
    Park, Jaekwan
    Kim, Keonsoo
    Yim, Yongsik
    Ahn, Soojin
    Park, Yoonmoon
    Kim, Jinho
    Jeong, Woncheol
    Kim, Jooyoung
    Park, Mincheol
    Yoo, Byungkwan
    Song, Sangbin
    Kim, Hyunsuk
    Sim, Jaehwang
    Kwon, Sunghyun
    Hwang, Byungjoon
    Park, Hyung-Kyu
    Kim, Sunghoon
    Lee, Yunkyoung
    Shin, Hwagyung
    Yim, Namsoo
    Lee, Kwangseok
    Kim, Minjung
    Lee, Youngho
    Park, Jangho
    Park, Sangyong
    Jung, Jaesuk
    Kim, Kinam
    2007 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2007, : 12 - +
  • [25] Improving the cell characteristics using arch-active profile in NAND flash memory having 60 nm design-rule
    Kang, Daewoong
    Shin, Hyungcheol
    SOLID-STATE ELECTRONICS, 2010, 54 (11) : 1263 - 1268
  • [26] Modified Floating Gate and IPD Profile for Better Cell Performance of Sub-50 nm NAND Flash Memory
    Liu, Jennifer Lequn
    Gonzalez, Fernando
    Hu, Y. Jeff
    Yu, Jixin
    Srinivasan, Charan
    Hill, Ervin
    2010 EIGHTH IEEE WORKSHOP ON MICROELECTRONICS AND ELECTRON DEVICES (IEEE WMED 2010), 2010,
  • [27] Probability Level Dependence of Failure Mechanisms in Sub-20 nm NAND Flash Memory
    Kang, Duckseoung
    Lee, Kyunghwan
    Kang, Myounggon
    Seo, Seongjun
    Li, Dong Hua
    Hwang, Yuchul
    Shin, Hyungcheol
    IEEE ELECTRON DEVICE LETTERS, 2014, 35 (03) : 348 - 350
  • [28] Analysis of Failure Mechanisms in Erased State of Sub 20-nm NAND Flash Memory
    Lee, Kyunghwan
    Kang, Duckseoung
    Shin, Hyungcheol
    Kwon, Sangjin
    Kim, Shinhyung
    Hwang, Yuchul
    PROCEEDINGS OF THE 2014 44TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC 2014), 2014, : 58 - 61
  • [29] Metal Control Gate for Sub-30nm Floating Gate NAND Memory
    Chan, N.
    Beug, M. F.
    Knoefler, R.
    Mueller, T.
    Melde, T.
    Ackermann, M.
    Riedel, S.
    Specht, M.
    Ludwig, C.
    Tilke, A. T.
    2008 9TH ANNUAL NON-VOLATILE MEMORY TECHNOLOGY SYMPOSIUM, PROCEEDINGS, 2008, : 82 - 85
  • [30] Analysis of read disturbance mechanism in retention of sub-20 nm NAND flash memory
    Kang, Duckseoung
    Lee, Kyunghwan
    Kwon, Sangjin
    Kim, Shinhyung
    Hwang, Yuchul
    Shin, Hyungcheol
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2015, 54 (04)
12345