Capacitor balance issues of the diode-clamped multilevel inverter operated in a quasi two-state mode

被引：102
|
作者：
Adam, Grain P. [1 ]
Finney, Stephen J. [1 ]
Massoud, Ahmed M. [1 ]
Williams, Barry W. [1 ]
机构：
[1] Univ Strathclyde, Dept Elect Engn, Glasgow G1 1XQ, Lanark, Scotland
来源：
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS | 2008年 / 55卷 / 08期
关键词：
multilevel inverter; neutral point clamped;
D O I：
10.1109/TIE.2008.922607
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
A new operational mode for diode-clamped multilevel inverters termed quasi two-level operation is proposed. Such operation aims to avoid the imbalance problem of the dc-link capacitors for multilevel inverters with more than three levels and reduces the dc-link capacitance without introducing any significant voltage ripple at the dc-link nodes. The proposed operation can be generalized for any number of levels. The validity of the proposed multilevel inverter operational mode is confirmed by simulations and experiments on a prototype five-level diode-clamped inverter.
引用
收藏
页码：3088 / 3099
页数：12
相关论文
共 50 条
  • [31] Elimination of harmonics in a five-level diode-clamped multilevel inverter using fundamental modulation
    Ozdemir, Sule
    Ozdemir, Engin
    Tolbert, Leon M.
    Khomfoi, Surin
    2007 INTERNATIONAL CONFERENCE ON POWER ELECTRONICS AND DRIVE SYSTEMS, VOLS 1-4, 2007, : 1055 - +
  • [32] Pulsewidth Modulations for the Comprehensive Capacitor Voltage Balance of n-Level Two-Leg Diode-Clamped Converters
    Busquets-Monge, Sergio
    Alepuz, Salvador
    Rocabert, Joan
    Bordonau, Josep
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2009, 24 (08) : 1951 - 1959
  • [33] Pulsewidth Modulations for the Comprehensive Capacitor Voltage Balance of n-Level Diode-Clamped Converters
    Busquets-Monge, S.
    Alepuz, S.
    Rocabert, J.
    Bordonau, J.
    2008 IEEE POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-10, 2008, : 4479 - 4486
  • [34] Multilevel SVPWM With DC-Link Capacitor Voltage Balancing Control for Diode-Clamped Multilevel Converter Based STATCOM
    Shu, Zeliang
    Ding, Na
    Chen, Jie
    Zhu, HaiFeng
    He, Xiaoqiong
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2013, 60 (05) : 1884 - 1896
  • [35] A Novel Voltage Balance Circuit for Three-Level Diode-Clamped Inverter With Small Inductor
    Cui, Dongdong
    Ge, Qiongxuan
    Zhou, Zhida
    Yang, Bo
    Zhao, Cong
    2017 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2017, : 2093 - 2099
  • [36] Multiple-Poles Multilevel Diode-Clamped Inverter (M2DCI) Topology for Alternative Multilevel Converter
    Gabriel, Ooi H. P.
    Maswood, Ali I.
    Venkataraman, Aditya
    2012 CONFERENCE ON POWER & ENERGY - IPEC, 2012, : 497 - 502
  • [37] Generalised pulse width modulation approach for DC capacitor voltage balancing in diode-clamped multilevel converters
    Grigoletto, F. B.
    Pinheiro, H.
    IET POWER ELECTRONICS, 2011, 4 (01) : 89 - 100
  • [38] A Simple Method for Capacitor Voltages Balancing of Diode-Clamped Multilevel Converters Using Space Vector Modulation
    Narimanil, Mehdi
    Yaramasu, Venkata
    Wu, Bin
    Zargari, Navid
    Cheng, George
    Moschopoulos, Gerry
    39TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY (IECON 2013), 2013, : 310 - 315
  • [39] Voltage Balancing Approaches for Diode-Clamped Multilevel Converters Using Auxiliary Capacitor-Based Circuits
    Shu, Zeliang
    He, Xiaoqiong
    Wang, Zhiyong
    Qiu, Daqiang
    Jing, Yongzi
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2013, 28 (05) : 2111 - 2124
  • [40] A Novel Sensorless Capacitor Voltage Balancing Method for the Modular Multilevel DC Transformer With Diode-Clamped Circuits
    Zheng, Tong
    Wang, Kui
    Zheng, Zedong
    Li, Yongdong
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2024, 39 (06) : 7181 - 7191
12345