A Frequency Agile Synthesizer Using DDS and PLL Techniques for FMCW Radar

被引：0

作者：

Zhu, Yingshen ^{[1
]}

Zhang, Hui ^{[1
]}

Hong, Wei ^{[1
]}

机构：

[1] Southeast Univ, Sch Informat Sci & Engn, State Key Lab Millimeter Waves, Nanjing 210096, Jiangsu, Peoples R China

来源：

2015 ASIA-PACIFIC MICROWAVE CONFERENCE (APMC), VOLS 1-3 | 2015年

关键词：

FMCW; DDS; PLL; RADAR;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A frequency synthesizer using phase-locked loop (PLL) and direct digital synthesis (DDS) techniques for frequency modulated continuous-wave (FMCW) radar which has low phase noise is presented. Fast switching time and narrow channel spacing can be achieved by DDS. The modulation width of 850MHz, from 12.6GHz to 13.45GHz, is achieved. The phase noise of 13.4GHz frequency synthesizer at 1 MHz offset is 118.34dBc/Hz, the reference spur is better than-69dBc and the output power is over-3dBm.

引用

页数：3

共 50 条

[41] Choice and impact of frequency increment in direct digital synthesiser (DDS)-based linear FMCW radar
Brennan, Paul Victor
Lok, Lai Bun
IET RADAR SONAR AND NAVIGATION, 2023, 17 (10): : 1507 - 1523
[42] LINEAR FMCW RADAR TECHNIQUES
STOVE, AG
IEE PROCEEDINGS-F RADAR AND SIGNAL PROCESSING, 1992, 139 (05) : 343 - 350
[43] An Ultra-Wideband 80 GHz FMCW Radar System Using a SiGe Bipolar Transceiver Chip Stabilized by a Fractional-N PLL Synthesizer
Pohl, Nils
Jaeschke, Timo
Aufinger, Klaus
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2012, 60 (03) : 757 - 765
[44] A new PLL frequency synthesizer using multi-programmable divider
Sumi, Y
Syoubu, K
Obote, S
Fukui, Y
Itoh, Y
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1998, 44 (03) : 827 - 832
[45] A Design of Frequency Synthesizer Based on the PLL Method
Han Li
Meng Xiang-hua
Liu Qian
Li Shi
PROCEEDINGS OF 2010 3RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND INFORMATION TECHNOLOGY (ICCSIT 2010), VOL 5, 2010, : 134 - 137
[46] Wide Band PLL Frequency Synthesizer: A Survey
Pawar, Shobha N.
Mane, Pradeep B.
2017 IEEE INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATION AND CONTROL (ICAC3), 2017,
[47] High speed frequency synthesizer based on PLL
Efstathiou, KA
Papadopoulos, G
Kalivas, GA
ICECS 96 - PROCEEDINGS OF THE THIRD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2, 1996, : 627 - 630
[48] Design of serial input PLL frequency synthesizer
Deng, YX
Yu, GW
2000 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: ELECTRONIC COMMUNICATION SYSTEMS, 2000, : 209 - 212
[49] PLL frequency synthesizer with an auxiliary programmable divider
Sumi, Y
Obote, S
Kitai, N
Furuhashi, R
Matsuda, Y
Fukui, Y
ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2: ANALOG AND DIGITAL CIRCUITS, 1999, : 532 - 536
[50] Ultra-Low Phase Noise 76-81 GHz PLL Synthesizer for FMCW Radar in 65 nm CMOS
Matsumura, Hiroshi
Sato, Masaru
Mineyama, Akiko
Suzuki, Toshihide
Hara, Naoki
2012 ASIA-PACIFIC MICROWAVE CONFERENCE (APMC 2012), 2012, : 649 - 651

← 1 2 3 4 5 →