A Method for Efficient Radiation Hardening of Multicore Processors

被引：0

作者：

Ballast, Jon ^{[1
]}

Amort, Tony ^{[1
]}

Cabanas-Holmen, Manuel ^{[1
]}

Cannon, Ethan H. ^{[1
]}

Brees, Roger ^{[1
]}

Neathery, Charles ^{[1
]}

Fischer, Steve ^{[1
]}

Snapp, Warren ^{[1
]}

机构：

[1] Boeing Co, POB 3707,MC 42-57, Seattle, WA 98124 USA

来源：

2015 IEEE AEROSPACE CONFERENCE | 2015年

关键词：

D O I：

暂无

中图分类号：

V [航空、航天];

学科分类号：

08 ; 0825 ;

摘要：

This paper describes a method for developing Radiation Hardened by Design (RHBD) multicore processor Integrated Circuits (ICs) that meet specific single-event error rate targets in space environments with minimal impacts on power, area, and speed.

引用

页数：11

共 50 条

[31] Parallelization of PageRank on Multicore Processors
Kumar, Tarun
Sondhi, Parikshit
Mittal, Ankush
DISTRIBUTED COMPUTING AND INTERNET TECHNOLOGY, 2012, 7154 : 129 - +
[32] CPU Accounting for Multicore Processors
Luque, Carlos
Moreto, Miquel
Cazorla, Francisco J.
Gioiosa, Roberto
Buyuktosunoglu, Alper
Valero, Mateo
IEEE TRANSACTIONS ON COMPUTERS, 2012, 61 (02) : 251 - 264
[33] Value Iteration on Multicore Processors
Jain, Anuj
Sahni, Sartaj
2020 IEEE INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND INFORMATION TECHNOLOGY (ISSPIT 2020), 2020,
[34] EMBEDDED MULTICORE PROCESSORS AND SYSTEMS
Levy, Markus
Conte, Thomas M.
IEEE MICRO, 2009, 29 (03) : 7 - 9
[35] Ghost Routers: Energy-Efficient Asymmetric Multicore Processors with Symmetric NoCs
Son, Hyojun
Kim, Hanjoon
Wang, Hao
Kim, Nam Sung
Kim, John
PROCEEDINGS OF THE 13TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS'19), 2019,
[36] An Efficient Dynamic Energy-Aware Application Mapping Algorithm for Multicore Processors
Xu, Thomas Canhao
Leppanen, Ville
2016 SIXTH INTERNATIONAL CONFERENCE ON DIGITAL INFORMATION PROCESSING AND COMMUNICATIONS (ICDIPC), 2016, : 119 - 124
[37] A Multilevel Compressed Sparse Row Format for Efficient Sparse Computations on Multicore Processors
Kabir, Humayun
Booth, Joshua Dennis
Raghavan, Padma
2014 21ST INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING (HIPC), 2014,
[38] Trio: A triple class on-chip network design for efficient multicore processors
Xu, Thomas Canhao
Leppanen, Ville
Liljeberg, Pasi
Plosila, Juha
Tenhunen, Hannu
2015 IEEE 17TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, 2015 IEEE 7TH INTERNATIONAL SYMPOSIUM ON CYBERSPACE SAFETY AND SECURITY, AND 2015 IEEE 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS (ICESS), 2015, : 951 - 956
[39] A Program Phase Detection Method based on Architectural Signature for Multicore Processors
Khaleghzadeh, Hamid Reza
Deldari, Hossein
PROCEEDINGS OF THE 2011 INTERNATIONAL SYMPOSIUM ON PERFORMANCE EVALUATION OF COMPUTER AND TELECOMMUNICATION SYSTEMS, 2011, : 46 - 53
[40] Parallelization of Belief Propagation Method on Embedded Multicore Processors for Stereo Vision
Lai, Chi-Hua
Hsieh, Kun-Yuan
Lai, Shang-Hon
Lee, Jenq Kuen
PROCEEDINGS OF THE 2008 IEEE/ACM/IFIP WORKSHOP ON EMBEDDED SYSTEMS FOR REAL-TIME MULTIMEDIA, 2008, : 39 - 44

← 1 2 3 4 5 →