Stacked DBC Cavitied Substrate for a 15-kV Half-bridge Power Module

被引:0
|
作者
Deshpande, Amol [1 ]
Luo, Fang [1 ]
Iradukunda, Ange [2 ]
Huitink, David [2 ]
Boteler, Lauren [3 ]
机构
[1] Univ Arkansas, Dept Elect Engn, Fayetteville, AR 72701 USA
[2] Univ Arkansas, Dept Mech Engn, Fayetteville, AR 72701 USA
[3] US Army, Res Lab, Adelphi, MD USA
关键词
D O I
10.1109/iwipp.2019.8799077
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
High-voltage (3.3 - 10 kV) SiC power switching devices are on the verge of commercialization, while devices rated 15 kV and above are expected in the future. Consequently, there is an increasing demand for power modules that reliably packages them in common topologies for high-performance, while using standard manufacturing processes. This paper presents a solution to utilize direct-bonded-copper (DBC), which is a conventional low-voltage power module substrate, for high-voltage (15 kV) half-bridge power module packaging. The concept involves stacking multiple DBCs with the top-surface metallization pattern replicated on each inter-layer and the bottom-surface metallization. The consequent formation of the interlayer cavities within the stacked substrate creates a series-connected multi-layer capacitor under the DC+, DC-, and AC top-surface metallization. The multi-layer capacitors, where the DBC ceramic acts as the dielectric, equally distribute the high-voltage on the top-surface metallization across each ceramic under it. The voltage distribution enables minimization of the electric fields at the critical triple-point and within the bulk of ceramic. The proposed stacking allows bypassing the need for a voltage-clamped interlayer metallization. A multi-domain (electrical, thermal, mechanical) parametric analysis was performed to determine the number of ceramic layers and total ceramic thickness in the stack. The performed analysis qualitatively demonstrated the effectiveness of the proposed solution with an underlying trade-off.
引用
收藏
页码:12 / 17
页数:6
相关论文
共 50 条
  • [1] First 1.7 kV all-SiC half-bridge power module
    O'Shea, Paul
    Electronic Products, 2014, 56 (11):
  • [2] Design, Fabrication and Testing of 3.3 kV/200A SiC Half-bridge Power Module
    Li, Yang
    Hassan, Mustafeez
    Wu, Yuxuan
    Emon, Asif Imran
    Xie, Yang
    Deng, Shiyue
    Luo, Fang
    Deshpande, Amol
    Yuan, Zhao
    McKeown, Michael
    2023 IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, APEC, 2023, : 331 - 335
  • [3] Design and Characterization of 4.5kV/15mΩ SiC SuperMOS Half-bridge Module
    Sen, Soumik
    Tong, Junhong
    Guo, Zhicheng
    Huang, Alex Q.
    2022 IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, APEC, 2022, : 957 - 961
  • [4] Evaluation on of Half-Bridge Power Module with POL-kW
    Hayashibe, Shingo
    Murayama, Kei
    Bando, Koji
    Ito, Hitoshi
    Suzuki, Hirotsugu
    Sugita, Takanori
    2021 IEEE CPMT SYMPOSIUM JAPAN (ICSJ), 2021, : 130 - 133
  • [5] THERMAL OPTIMIZATION OF A SILICON CARBIDE, HALF-BRIDGE POWER MODULE
    Moreno, Gilberto
    Major, Joshua
    DeVoto, Douglas
    Khan, Faisal
    Narumanchi, Sreekant
    Feng, Xuhui
    Paret, Paul
    PROCEEDINGS OF ASME 2022 INTERNATIONAL TECHNICAL CONFERENCE AND EXHIBITION ON PACKAGING AND INTEGRATION OF ELECTRONIC AND PHOTONIC MICROSYSTEMS, INTERPACK2022, 2022,
  • [6] Hybrid 3.3 kV/450 A half-bridge IGBT power module with SiC Schottky barrier diodes
    Li, Daohui
    Luo, Haoze
    Huang, Yue
    Li, Xiang
    Qi, Fang
    Packwood, Matthew
    Luo, Haihui
    Chen, Ximing
    Li, Chengzhan
    Wang, Yangang
    Dai, Xiaoping
    Liu, Guoyou
    IET POWER ELECTRONICS, 2020, 13 (03) : 405 - 412
  • [7] Circuit simulation model for a 100 A, 10 kV half-bridge SIC MOSFET/JBS power module
    Duong, T. H.
    Rivera-Lopez, A.
    Hefner, A. R., Jr.
    Ortiz-Rodriguez, J. M.
    APEC 2008: TWENTY-THIRD ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, VOLS 1-4, 2008, : 913 - 917
  • [8] Substrate Choice and Thermal Optimization of a Half-bridge Power Module based on Chip Scale GaN HEMTs
    Acuna, Javier
    Kallfass, Ingmar
    2017 19TH EUROPEAN CONFERENCE ON POWER ELECTRONICS AND APPLICATIONS (EPE'17 ECCE EUROPE), 2017,
  • [9] Electro-Thermal Simulation of a 100 A 10 kV Half-Bridge SiC MOSFET/JBS Power Module
    Duong, T. H.
    Ortiz-Rodriguez, J. M.
    Raju, R. N.
    Hefner, A. R.
    2008 IEEE POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-10, 2008, : 1592 - +
  • [10] Characterization and Extraction of Power Loop Stray Inductance with SiC Half-Bridge Power Module
    Liu, Yong
    Zhao, Zhenyu
    Wang, Wensong
    Lai, Jih-Sheng
    IEEE Transactions on Electron Devices, 2020, 67 (10): : 4040 - 4045