Sleep-Aware Variable Partitioning for Energy-Efficient Hybrid PRAM and DRAM Main Memory

被引:8
|
作者
Fu, Chenchen [1 ]
Zhao, Mengying [1 ]
Xue, Chun Jason [1 ]
Orailoglu, Alex [2 ]
机构
[1] City Univ Hong Kong, Dept Comp Sci, Hong Kong, Hong Kong, Peoples R China
[2] Univ Calif San Diego, Dept Comp Sci & Engn, San Diego, CA 92103 USA
关键词
D O I
10.1145/2627369.2627616
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Energy consumption of memories is always a significant issue for computing systems. Recently, hybrid PRAM and DRAM memory architectures have been proposed. It combines the advantages of DRAM and PRAM, such as low leakage power in PRAM and short write latency in DRAM. However, the leakage power in DRAM is still considerable in hybrid memories. The leakage power can only be reduced by turning DRAM into sleep state. In this paper, a novel proximity concept is proposed to guide the variable partitioning to maximize the possibility of turning DRAM into sleep mode. A novel Sleep-Aware Variable Partition Algorithm (SAVPA) is then proposed with the objective of maximizing the sleep time of DRAM while satisfying the performance and endurance constraints. The experiment results show that SAVPA reduces the energy consumption by 11.25% in average (up to 15.84%) compared to the state-of-art work with simple sleep technique.
引用
收藏
页码:75 / 80
页数:6
相关论文
共 50 条
  • [31] Energy efficient task allocation for hybrid main memory architecture
    Cai, Xiaojun
    Ju, Lei
    Li, Xin
    Zhang, Zhiyong
    Jia, Zhiping
    JOURNAL OF SYSTEMS ARCHITECTURE, 2016, 71 : 12 - 22
  • [32] Energy Efficient Task Allocation for Hybrid Main Memory Architecture
    Cai, Xiaojun
    Ju, Lei
    Li, Xin
    Zhang, Zhiyong
    Jia, Zhiping
    2015 IEEE NON-VOLATILE MEMORY SYSTEMS AND APPLICATIONS SYMPOSIUM (NVMSA), 2015,
  • [33] Variable Area Routing Protocol in WSNs : A Hybrid, Energy-efficient Approach
    Choi, Dongmin
    Moh, Sangman
    Chung, Ilyong
    HPCC 2008: 10TH IEEE INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, PROCEEDINGS, 2008, : 397 - 403
  • [34] A DRAM-based Near-Memory Architecture for Accelerated and Energy-Efficient Execution of Transformers
    Singh, Gian
    Vrudhula, Sarma
    PROCEEDING OF THE GREAT LAKES SYMPOSIUM ON VLSI 2024, GLSVLSI 2024, 2024, : 57 - 62
  • [35] Energy-aware assignment and scheduling for hybrid main memory in embedded systems
    Guohui Wang
    Yong Guan
    Yi Wang
    Zili Shao
    Computing, 2016, 98 : 279 - 301
  • [36] Energy-aware assignment and scheduling for hybrid main memory in embedded systems
    Wang, Guohui
    Guan, Yong
    Wang, Yi
    Shao, Zili
    COMPUTING, 2016, 98 (03) : 279 - 301
  • [37] Securing Emerging Nonvolatile Main Memory With Fast and Energy-Efficient AES In-Memory Implementation
    Xie, Mimi
    Li, Shuangchen
    Glova, Alvin Oliver
    Hu, Jingtong
    Xie, Yuan
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (11) : 2443 - 2455
  • [38] Shift-Optimized Energy-Efficient Racetrack-Based Main Memory
    Wang, Danghui
    Ma, Lang
    Zhang, Meng
    An, Jianfeng
    Li, Hai Helen
    Chen, Yiran
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2018, 27 (05)
  • [39] Adaptive Granularity Encoding for Energy-efficient Non-Volatile Main Memory
    Xu, Jie
    Feng, Dan
    Hua, Yu
    Tong, Wei
    Liu, Jingning
    Li, Chunyan
    Xu, Gaoxiang
    Chen, Yiran
    PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2019,
  • [40] Hybrid Scratchpad Video Memory Architecture for Energy-Efficient Parallel HEVC
    Sampaio, Felipe M.
    Zatt, Bruno
    Shafique, Muhammad
    Henkel, Jorg
    Bampi, Sergio
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2019, 29 (10) : 3046 - 3060