Signature hiding techniques for FPGA intellectual property protection

被引：46
|
作者：
Lach, J [1 ]
Mangione-Smith, WH [1 ]
Potkonjak, M [1 ]
机构：
[1] Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90024 USA
来源：
1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS | 1998年
关键词：
D O I：
10.1109/ICCAD.1998.742870
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This work presents the first known attempt to leverage the unique characteristics of FPGAs to protect commercial investments in intellectual property. A watermark is applied to the physical layout of a digital circuit when it is mapped into an FPGA. This watermark uniquely identifies the circuit origin and yet is difficult to detect. While this approach imposes additional constraints, experiments involving a number of large complex designs indicate that the performance impact is small.
引用
收藏
页码：186 / 189
页数：4
相关论文
共 50 条
  • [31] Intellectual property protection and pharmaceuticals
    Chirac, P
    Kaddar, M
    LANCET, 1998, 352 (9133): : 1072 - 1072
  • [32] PROTECTION OF INTELLECTUAL PROPERTY INTERESTS
    ROSNAY, JD
    LEONARDO, 1996, 29 (03) : 250 - 251
  • [33] Watermarking for intellectual property protection
    Fan, YC
    Tsao, HW
    ELECTRONICS LETTERS, 2003, 39 (18) : 1316 - 1318
  • [34] Intellectual property protection for plants
    Cheryl H. Agris
    Nature Biotechnology, 1999, 17 : 197 - 198
  • [35] Intellectual Property Protection at Border
    Lakshmi, V. Vijay
    Patro, Aravind M.
    JOURNAL OF INTELLECTUAL PROPERTY RIGHTS, 2009, 14 (04): : 330 - 339
  • [36] Fingerprinting techniques for field-programmable gate array intellectual property protection
    Lach, J
    Mangione-Smith, WH
    Potkonjak, M
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (10) : 1253 - 1261
  • [37] PIPP: A Practical PUF-Based Intellectual Property Protection Scheme for DNN Model on FPGA
    Li, Dawei
    Ren, Yangkun
    Liu, Di
    Guo, Yuxiao
    Guan, Zhenyu
    Liu, Jianwei
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (02) : 912 - 916
  • [38] Intellectual Property Protection for FPGA Designs with Soft Physical Hash Functions: First Experimental Results
    Kerckhof, Stephanie
    Durvaux, Francois
    Standaert, Francois-Xavier
    Gerard, Benoit
    2013 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), 2013, : 7 - 12
  • [39] Periodic licensing of FPGA based intellectual property
    Couture, Nathaniel
    Kent, Kenneth B.
    2006 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2006, : 357 - +
  • [40] PROTECTING INTELLECTUAL PROPERTY IN FPGA XILINX DESIGN
    Cheremisinov, D., I
    PRIKLADNAYA DISKRETNAYA MATEMATIKA, 2014, 24 (02): : 110 - +
12345