Design of high-speed two-stage cascode-compensated operational amplifiers based on settling time and open-loop parameters

被引：18

作者：

Aminzadeh, Hamed ^{[1
]}

Danaie, Mohammad ^{[1
]}

Lotfi, Reza ^{[1
]}

机构：

[1] Ferdowsi Univ Mashhad, Integrated Syst Lab, EE Dept, Mashhad, Iran

来源：

INTEGRATION-THE VLSI JOURNAL | 2008年 / 41卷 / 02期

关键词：

cascode compensation; design methodology; frequency compensation; operational amplifiers; power optimization; settling time; switched-capacitor circuits;

D O I：

10.1016/j.vlsi.2007.05.003

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Settling behavior of operational amplifiers is of great importance in many applications. In this paper, an efficient methodology for the design of high-speed two-stage operational amplifiers based on settling time is proposed. Concerning the application of the operational amplifier, it specifies proper open-loop circuit parameters to obtain the desired settling time and closed-loop stability. As the effect of transfer function zeros has been taken into account, the proposed methodology becomes more accurate in achieving the desired specifications. Simulation results are presented to show the effectiveness of the methodology. (C) 2007 Elsevier B.V. All rights reserved.

引用

页码：183 / 192

页数：10

共 42 条

[31] High-speed, two-stage operational transconductance amplifier without Miller capacitor, suitable for large capacitive load
Rashtian, Mohammad
Shahpasandi, Mahdi
Parastari, Javad
JOURNAL OF ENGINEERING-JOE, 2024, 2024 (10):
[32] Multiobjective Optimization Design of a Two-Stage High-Speed ON/OFF Valve Based on the Electric Eel Foraging Optimization Algorithm
Ma, Aixiang
Yuan, Wei
Wang, Ning
Wang, Dongjie
Zhao, Sihai
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2024,
[33] A 2 GHz bandwidth, 6-bit inverter-based open-loop amplifier for high-speed ADCs
Gunnar Hogganvik, Pal
Wisland, Dag T.
2023 21ST IEEE INTERREGIONAL NEWCAS CONFERENCE, NEWCAS, 2023,
[34] Two-Stage Key Component Recognition Algorithm for High-speed Trains Based on YOLOv8
Xu, Wenteng
Qin, Jiayang
Han, Kaiying
Wang, Biliu
Liu, Xinyue
Zhao, Duo
Huang, Zhong
2024 7TH INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE AND BIG DATA, ICAIBD 2024, 2024, : 368 - 373
[35] A foreground-liked continuous-time offset cancellation strategy for open-loop inter-stage amplifiers in high-resolution ADCs
Kazeminia, Sarang
Hadidi, Khayrollah
INTEGRATION-THE VLSI JOURNAL, 2018, 61 : 88 - 100
[36] High-Speed Railway EMUs Circulation Plan Optimization: A Two-Stage Optimization Algorithm Based on Column Generation
Li, Wen-Jun
Wang, Yu-Ting
Nie, Lei
Wu, Yinghui
Peng, Liu
IEEE ACCESS, 2020, 8 : 15611 - 15631
[37] Design of a Hybrid Two-Stage Inverter and Hybrid Modulation Strategy for High-Speed Permanent Magnet Synchronous Motor Drive
Gu, Cong
Wang, Xiaolin
Liu, Yuting
Zhao, Xingchen
Deng, Zhiquan
45TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY (IECON 2019), 2019, : 1004 - 1009
[38] Design of 2-1 Multiplexer based high-speed, Two-Stage 90 nm Carry Select Adder for fast arithmetic units
Jeevan, B.
Bikshalu, K.
Krishna, E. Hari
Sivani, K.
MICROPROCESSORS AND MICROSYSTEMS, 2023, 99
[39] Achieving smooth motion and high-speed for piezoelectric stick-slip actuator based on the two-stage lever principle
Li, Honglong
Wang, Jiru
Xu, Zhi
Qin, Feng
Wang, Zhaoxin
Zhao, Hongwei
REVIEW OF SCIENTIFIC INSTRUMENTS, 2021, 92 (12):
[40] CNC PRESS BASED ON THE HIGH-SPEED LINEAR SERVO MOTOR AND TWO-STAGE SYMMETRICAL ORTHOGONAL TOGGLE FORCE AMPLIFYING MECHANISM
Zhong Kangmin
Dou Yunxia
Su Dongning
Wang Hongyan
IMECE2009, VOL 4, 2010, : 575 - 579

← 1 2 3 4 5 →