Formal verification of multitasking applications based on timed automata model

被引:49
|
作者
Waszniowski, Libor [1 ]
Hanzalek, Zdenek [1 ]
机构
[1] Czech Tech Univ, Fac Elect Engn, Ctr Appl Cybernet, Dept Control Engn, CR-16635 Prague, Czech Republic
关键词
formal methods; verification; model-checking; timed automata; OSEK/VDX; multitasking;
D O I
10.1007/s11241-007-9036-z
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The aim of this paper is to show, how a multitasking application running under a real-time operating system compliant with an OSEK/VDX standard can be modeled by timed automata. The application under consideration consists of several non-preemptive tasks and interrupt service routines that can be synchronized by events. A model checking tool is used to verify time and logical properties of the proposed model. Use of this methodology is demonstrated on an automated gearbox case study and the result of the worst-case response time verification is compared with the classical method based on the time-demand analysis. It is shown that the model-checking approach provides less pessimistic results due to a more detailed model and exhaustive state-space exploration.
引用
收藏
页码:39 / 65
页数:27
相关论文
共 50 条
  • [41] Verification of RabbitMQ with Kerberos Using Timed Automata
    Li, Ran
    Yin, Jiaqi
    Zhu, Huibiao
    Phan Cong Vinh
    MOBILE NETWORKS & APPLICATIONS, 2022, 27 (05): : 2049 - 2067
  • [42] Mechanical verification of timed automata: A case study
    Archer, M
    Heitmeyer, C
    1996 IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, 1996, : 192 - 203
  • [43] Verification of RabbitMQ with Kerberos Using Timed Automata
    Ran Li
    Jiaqi Yin
    Huibiao Zhu
    Phan Cong Vinh
    Mobile Networks and Applications, 2022, 27 : 2049 - 2067
  • [44] Verification of Printer Datapaths Using Timed Automata
    Igna, Georgeta
    Vaandrager, Frits
    LEVERAGING APPLICATIONS OF FORMAL METHODS, VERIFICATION, AND VALIDATION, PT II, 2010, 6416 : 412 - 423
  • [45] Some progress in the symbolic verification of timed automata
    Bozga, M
    Maler, O
    Pnueli, A
    Yovine, S
    COMPUTER AIDED VERIFICATION, 1997, 1254 : 179 - 190
  • [46] Presburger liveness verification of discrete timed automata
    Dang, Z
    San Pietro, P
    Kemmerer, RA
    THEORETICAL COMPUTER SCIENCE, 2003, 299 (1-3) : 413 - 438
  • [47] Configurable verification of timed automata with discrete variables
    Toth, Tamas
    Majzik, Istvan
    ACTA INFORMATICA, 2022, 59 (01) : 1 - 35
  • [48] Polynomial interrupt timed automata: Verification and expressiveness
    Berard, B.
    Haddad, S.
    Picaronny, C.
    El Din, M. Safey
    Sassolas, M.
    INFORMATION AND COMPUTATION, 2021, 277
  • [49] Verification of continuous dynamical systems by timed automata
    Sloth, Christoffer
    Wisniewski, Rafael
    FORMAL METHODS IN SYSTEM DESIGN, 2011, 39 (01) : 47 - 82
  • [50] Learning Assumptions for Compositional Verification of Timed Automata
    Chen, Hanyue
    Su, Yu
    Zhang, Miaomiao
    Liu, Zhiming
    Mi, Junri
    COMPUTER AIDED VERIFICATION, CAV 2023, PT I, 2023, 13964 : 40 - 61