A 133 MHz Radiation-Hardened Delay-Locked Loop

被引：11

作者：

Sengupta, Rajat ^{[1
,2
]}

Vermeire, Bert ^{[2
]}

Clark, Lawrence T. ^{[2
]}

Bakkaloglu, Bertan ^{[2
]}

机构：

[1] Intel Corp, Hillsboro, OR 97124 USA

[2] Arizona State Univ, Dept Elect Comp & Energy Engn, Tempe, AZ 85281 USA

来源：

IEEE TRANSACTIONS ON NUCLEAR SCIENCE | 2010年 / 57卷 / 06期

关键词：

Charge pump; delay-locked loop (DLL); jitter phase-locked loop (PLL); single-event transients (SETs);

D O I：

10.1109/TNS.2010.2086485

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A radiation hardened by a design delay-locked loop (DLL) architecture for quadrature phase clock generation in a 133 MHz DDR memory designed on a foundry 0.13 mu m fabrication process is presented. The DLL employs an all-digital architecture, including a hardened digital integrator using error-correction logic. The area and power overhead due to the hardening are 32% and 37%, respectively. Simulation results demonstrate that the all-digital DLL is hardened against single-event transients with no timing impact due to hardening. Layout techniques to make the DLL hardened to multiple bit upsets are also presented.

引用

页码：3626 / 3633

页数：8

共 50 条

[11] A semidigital dual delay-locked loop
Sidiropoulos, S
Horowitz, MA
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (11) : 1683 - 1692
[12] Delay-locked loop and it's applications
Lu, Ping
Zheng, Zengyu
Ren, Junyan
Guti Dianzixue Yanjiu Yu Jinzhan/Research and Progress of Solid State Electronics, 2005, 25 (01): : 81 - 88
[13] REDUCED COMPLEXITY DELAY-LOCKED LOOP
WILDE, A
ELECTRONICS LETTERS, 1995, 31 (23) : 1979 - 1980
[14] A 250-MHz-2-GHz wide-range delay-locked loop
Kim, BG
Kim, LS
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (06) : 1310 - 1321
[15] Fractional-N multiplying delay-locked loop with delay-locked loop-based injection clock generation
Jee, D. -W.
ELECTRONICS LETTERS, 2016, 52 (09) : 694 - U86
[16] A Multiphase Delay-Locked Loop with Interleaving Calibration
Chen, Pao-Lung
Wang, Tzu-Siang
2014 INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE, ELECTRONICS AND ELECTRICAL ENGINEERING (ISEEE), VOLS 1-3, 2014, : 236 - +
[17] A Delay-Locked Loop with Digital Background Calibration
Lin, Wei-Ming
Teng, Kuang-Fu
Liu, Shen-Iuan
2009 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2009, : 317 - 320
[18] Hybrid DPWM with digital delay-locked loop
Yousefzadeh, Vahid
Takayama, Toru
Maksimovic, Dragan
PROCEEDINGS OF THE 2006 IEEE WORKSHOP ON COMPUTERS IN POWER ELECTRONICS, 2006, : 142 - +
[19] Delay-locked loop with correlation branch selection
Wilde, A
GLOBECOM 97 - IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE, CONFERENCE RECORD, VOLS 1-3, 1997, : 614 - 618
[20] A Delay-Locked Loop With Statistical Background Calibration
Kao, Shao-Ku
Liu, Shen-Iuan
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (10) : 961 - 965

← 1 2 3 4 5 →