A-2.5-dBm, 5.1%-Tuning-Range, 417-GHz Signal Source With Gate-to-Drain-Coupled Oscillator in 65-nm CMOS Process

被引:2
|
作者
Thanh Dat Nguyen [1 ]
Hong, Jong-Phil [1 ]
机构
[1] Chungbuk Natl Univ, Sch Elect Engn, Cheongju 28644, South Korea
基金
新加坡国家研究基金会;
关键词
CMOS; high dc-to-RF efficiency; high output power; oscillator; subterahertz (subTHz); HIGH-POWER;
D O I
10.1109/LMWC.2018.2867518
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This letter presents a novel subterahertz CMOS signal source with high output power. The proposed oscillators are mutually injected to align their frequencies and phases through a transformer that couples the gate and drain signals between the adjacent cores. The proposed architecture is implemented using the 65-nm CMOS technology. The measured peak output power is -2.5 dBm at 417 GHz while dissipating 108 mW. The proposed signal source shows the highest dc-to-RF efficiency (0.5%) and a wide tuning range (5.1%) among state-of-the-art signal sources above 400 GHz.
引用
收藏
页码:1023 / 1025
页数:3
相关论文
共 4 条
  • [1] A 350-GHz Coupled Stack Oscillator with -0.8 dBm Output Power in 65-nm Bulk CMOS Process
    Nguyen, Thanh Dat
    Hong, Jong-Phil
    ELECTRONICS, 2020, 9 (08) : 1 - 8
  • [2] Design of a 60 GHz, 11.7% Tuning-Range Voltage-Controlled Oscillator in 65 nm CMOS Technology
    Sun, Ming-Yuan
    Qin, Ya-Jie
    Lim, Wim-Meng
    Yu, Qi
    Liu, Yang
    NANOSCIENCE AND NANOTECHNOLOGY LETTERS, 2015, 7 (05) : 402 - 405
  • [3] A 105-GHz VCO With 9.5% Tuning Range and 2.8-mW Peak Output Power in a 65-nm Bulk CMOS Process
    Adnan, Muhammad
    Afshari, Ehsan
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2014, 62 (04) : 753 - 762
  • [4] A 127-140GHz Injection-locked Signal Source with 3.5mW Peak Output Power by Zero-phase Coupled Oscillator Network in 65nm CMOS
    Shang, Yang
    Yu, Hao
    Li, Peng
    Bi, Xiaojun
    Je, Minkyu
    2014 IEEE PROCEEDINGS OF THE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2014,