Evidence of low interface trap density in GeO2/Ge metal-oxide-semiconductor structures fabricated by thermal oxidation

被引:303
|
作者
Matsubara, Hiroshi [1 ]
Sasada, Takashi [1 ]
Takenaka, Mitsuru [1 ]
Takagi, Shinichi [1 ]
机构
[1] Univ Tokyo, Bunkyo Ku, Tokyo 1138656, Japan
关键词
D O I
10.1063/1.2959731
中图分类号
O59 [应用物理学];
学科分类号
摘要
We have fabricated GeO(2)/Ge metal-oxide-semiconductor (MOS) structures by direct thermal oxidation of Ge substrates. The interface trap density (D(it)) of Al/GeO(2)/Ge MOS structures, measured by the low temperature conductance method including the effect of the surface potential fluctuation, is found to be reduced as the oxidation temperature increases. The minimum values of D(it) can be obtained for the oxidation around 575 degrees C, which is in the maximum temperature range where GeO volatilization does not occur under atmospheric pressure of O(2). It is also found that the hydrogen annealing before Al gate formation is effective for the passivation of GeO(2)/Ge interface states. It is clarified, as a result, that the minimum D(it) value lower than 10(11) cm(-2) eV(-1) can be obtained for GeO(2)/Ge MOS interfaces fabricated by direct oxidation of Ge substrates.
引用
收藏
页数:3
相关论文
共 50 条
  • [31] Ge surface passivation by GeO2 fabricated by N2O plasma oxidation
    Lin Meng
    An Xia
    Li Ming
    Yun QuanXin
    Li Min
    Li ZhiQiang
    Liu PengQiang
    Zhang Xing
    Huang Ru
    SCIENCE CHINA-INFORMATION SCIENCES, 2015, 58 (04) : 1 - 5
  • [32] Implementing TiO2 as gate dielectric for Ge-channel complementary metal-oxide-semiconductor devices by using HfO2/GeO2 interlayer
    Xie, Qi
    Deduytsche, Davy
    Schaekers, Marc
    Caymax, Matty
    Delabie, Annelies
    Qu, Xin-Ping
    Detavernier, Christophe
    APPLIED PHYSICS LETTERS, 2010, 97 (11)
  • [33] Thermal SiO2 gated Ge metal-oxide-semiconductor capacitor on Si substrate formed by thin amorphous Ge oxidation and thermal annealing
    Wu, Yung-Hsien
    Wu, Jia-Rong
    Lin, Yuan-Sheng
    Wu, Min-Lin
    APPLIED PHYSICS LETTERS, 2008, 93 (08)
  • [34] Improved conductance method for determining interface trap density of metal-oxide-semiconductor device with high series resistance
    Yang, H
    Son, Y
    Choi, S
    Hwang, H
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 2005, 44 (46-49): : L1460 - L1462
  • [35] Interface trap generation and recovery mechanisms during and after positive bias stress in metal-oxide-semiconductor structures
    Samanta, Piyas
    Huang, Heng-Sheng
    Chen, Shuang-Yuan
    Tzeng, Tsung-Jian
    Wang, Mu-Chun
    APPLIED PHYSICS LETTERS, 2012, 100 (20)
  • [36] On the role of interface states in low-voltage leakage currents of metal-oxide-semiconductor structures
    Crupi, F
    Ciofi, C
    Germanò, A
    Iannaccone, G
    Stathis, JH
    Lombardo, S
    APPLIED PHYSICS LETTERS, 2002, 80 (24) : 4597 - 4599
  • [37] Cone-shaped structures of GeO2 fabricated by a thermal evaporation process
    Kim, Hyoun Woo
    Shim, Seung Hyun
    Lee, Jong Woo
    APPLIED SURFACE SCIENCE, 2007, 253 (17) : 7207 - 7210
  • [38] INVESTIGATION OF METAL-OXIDE-SEMICONDUCTOR STRUCTURES CONTAINING DISCRETE INTERFACE TRAPS
    PEYKOV, P
    DIAZ, T
    JUAREZ, H
    REVISTA MEXICANA DE FISICA, 1995, 41 (04) : 579 - 585
  • [39] Near interface oxide trap capture kinetics in metal-oxide-semiconductor transistors: modeling and measurements
    Lab de Physique des Composants a, Semiconducteurs, Grenoble, France
    J Appl Phys, 11 (6178-6186):
  • [40] Near interface oxide trap capture kinetics in metal-oxide-semiconductor transistors: Modeling and measurements
    Bauza, D
    JOURNAL OF APPLIED PHYSICS, 1998, 84 (11) : 6178 - 6186