共 43 条
- [41] A probabilistic power estimation method for combinational circuits under real gate delay model (Reprinted from Proceedings of 1999 IEEE International Symposium on Circuits and Systems (ICAS), May 30-June 2, 1999, Orlando, Floria, USA, vol 1, pg 286-289, 1999) VLSI DESIGN, 2001, 12 (01) : 69 - 79