Sub-quarter micron metallization using ionized metal plasma (IMP) technology

被引:6
|
作者
Tanaka, Y [1 ]
Xu, Z [1 ]
Gopalraja, P [1 ]
Forster, J [1 ]
Yao, G [1 ]
Zhang, H [1 ]
Nulman, J [1 ]
Chen, F [1 ]
机构
[1] Appl Mat Inc, Santa Clara, CA 95054 USA
关键词
D O I
10.1016/S0042-207X(98)00295-4
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Ionized metal plasma (IMP) technology has been developed for liners and wetting layer deposition of sub-quarter-micron devices. Numerical modeling showed the unique advantages of IMP source over ECR source and long throw sputtering in enhancing bottom coverage. TiN bottom coverage up to 70% were demonstrated The deposition rate, uniformity, bottom coverage and film stress were optimized by tuning rf and de powers, process pressure and bias power. The TiN film microstructure such as crystal orientation and grain size was controlled by process parameters. An IMP TiNx (x < 1, a sub-stoichiometric TiN) film provided superb wetting layer for low temperature aluminum plug process, and high aspect ratio contact holes were filled by using the IMP TiNx wetting layer. The via resistance was improved by IMP Ti deposition. (C) 1998 Elsevier Science Ltd. All rights reserved.
引用
收藏
页码:729 / 733
页数:5
相关论文
共 50 条
  • [21] Effective intrinsic gettering of copper during a sub-quarter micron CMOS process
    Bae, KM
    Kim, JR
    Hong, YK
    So, SI
    Lee, SC
    Kim, SS
    Ha, SW
    Koh, CG
    Pyi, SH
    Lee, DM
    SEMICONDUCTOR SILICON 2002, VOLS 1 AND 2, 2002, 2002 (02): : 786 - 792
  • [22] Optimizing quarter and sub-quarter micron CMOS circuit speed considering interconnect loading effects
    Chen, K
    Hu, CM
    Fang, P
    Lin, MR
    Wollesen, DL
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1997, 44 (09) : 1556 - 1558
  • [23] Safe solvent resist process for sub-quarter micron T-gates
    Via, D
    Bozada, C
    Cerny, C
    DeSalvo, G
    Dettmer, R
    Ebel, J
    Gillespie, J
    Jenkins, T
    Nakano, K
    Pettiford, C
    Quach, T
    Sewell, J
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1997, 15 (06): : 2916 - 2920
  • [24] Influence of underlayer reflection on optical proximity effects in sub-quarter micron lithography
    Sekiguchi, A
    Uesawa, F
    Takeuchi, K
    Oda, T
    OPTICAL MICROLITHOGRAPHY XI, 1998, 3334 : 347 - 355
  • [25] Novel sub-quarter micron GaAs MESFET process with WSi sidewall gate
    Uda, T
    Nishii, K
    Fujimoto, K
    Tamura, A
    COMPOUND SEMICONDUCTORS 1995, 1996, 145 : 699 - 704
  • [26] An accurate gate length extraction method for sub-quarter micron MOSFET's
    Huang, CL
    Faricelli, JV
    Antoniadis, DA
    Khalil, NA
    Rios, RA
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (06) : 958 - 964
  • [27] Sub-quarter micron lithography with the dual-trench type alternating PSM
    Kanai, H
    Kawano, K
    Tanaka, S
    Shiobara, E
    Aoki, M
    Yoneda, I
    Ito, S
    PHOTOMASK AND X-RAY MASK TECHNOLOGY III, 1996, 2793 : 165 - 173
  • [28] Accurate doping profile determination using TED/QM models extensible to sub-quarter micron nMOSFETs
    VandeVoorde, P
    Griffin, PB
    Yu, Z
    Oh, SY
    Dutton, RW
    IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, : 811 - 814
  • [29] Application of alternating phase-shifting masks to sub-quarter micron contact holes
    Lim, SC
    Kye, JW
    Woo, SG
    Kim, SG
    Kang, HY
    Han, WS
    Koh, YB
    OPTICAL MICROLITHOGRAPHY IX, 1996, 2726 : 516 - 523
  • [30] An advanced integrated process and ESD protection structure to optimize the GOI, HCE and ESD performance for sub-quarter micron technology
    Shih, JR
    Lee, JH
    Hwang, HL
    ADVANCED MICROELECTRONIC PROCESSING TECHNIQUES, 2000, 4227 : 56 - 65