A design of four-quadrant analog multiplier

被引：0

作者：

Dejhan, K ^{[1
]}

Prommee, P ^{[1
]}

Tiamvorratat, W ^{[1
]}

Mitatha, S ^{[1
]}

Chaisayun, I ^{[1
]}

机构：

[1] King Mongkuts Inst Technol, Fac Engn, Bangkok 10520, Thailand

来源：

IEEE INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES 2004 (ISCIT 2004), PROCEEDINGS, VOLS 1 AND 2: SMART INFO-MEDIA SYSTEMS | 2004年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

This paper proposes a new four quadrants analog multiplier which consists of a multiplier cell, a mixed signal circuit and three signal subtraction circuits. Its advantages are : this design has single ended inputs, the geometry of all transistors are equal, and its output can be the product of two signal voltage, or the product of a signal current and a signal voltage. Simulation results are demonstrated by PSpice to confirm the operation of the circuit.

引用

页码：29 / 32

页数：4

共 50 条

[21] CMOS Fully Differential CMOS Four-Quadrant Analog Multiplier
Mahmoud, Soliman A.
2008 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2008, : 27 - 30
[22] DTMOS Based High Bandwidth Four-Quadrant Analog Multiplier
Basak, Muhammed Emin
Ozer, Emre
Kacar, Firat
Ozenli, Deniz
INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2020, 50 (02): : 137 - 146
[23] A low voltage supply four-quadrant analog multiplier circuit
Sakul, Chalwat
PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY, AND IDENTIFICATION IN COMMUNICATION, 2009, : 258 - 261
[24] A New CMOS Four-quadrant Analog Multiplier with Differential Output
Saatlo, Ali Naderi
Amiri, Abolfazl
Asadpour, Loghman
2015 INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD), 2015,
[25] MOS Translinear Principle Based Analog Four-Quadrant Multiplier
Wu, Ruiqi
Xing, Jianli
2012 INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY AND IDENTIFICATION (ASID), 2012,
[26] High Performance Four-Quadrant Analog Multiplier Using DXCCII
Jagadish Rajpoot
Sudhanshu Maheshwari
Circuits, Systems, and Signal Processing, 2020, 39 : 54 - 64
[27] A 1.2-V CMOS four-quadrant analog multiplier
Blalock, BJ
Jackson, SA
1999 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, SSMSD 99, 1999, : 1 - 4
[28] High Performance Four-Quadrant Analog Multiplier Using DXCCII
Rajpoot, Jagadish
Maheshwari, Sudhanshu
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2020, 39 (01) : 54 - 64
[29] CMOS wme-range four-quadrant analog multiplier circuit
Prommee, P
Somdunyakanok, M
Poorahong, K
Phinat, P
Dejhan, K
ISPACS 2005: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS, 2005, : 197 - 200
[30] A 1.8V CMOS Chopper Four-Quadrant Analog Multiplier
Baxevanakis, Dimitrios
Sotiriadis, Paul P.
2017 6TH INTERNATIONAL CONFERENCE ON MODERN CIRCUITS AND SYSTEMS TECHNOLOGIES (MOCAST), 2017,

← 1 2 3 4 5 →