Design methodology for IP providers

被引：13
|
作者：
Haase, J [1 ]
机构：
[1] SICAN GMBH, Hannover, Germany
来源：
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS | 1999年
关键词：
D O I：
10.1109/DATE.1999.761211
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Based on their experience in the IP business including a large library of DesignObjects(TM) (Virtual Components) and lots of design-ins world-wide, SICAN has developed a design methodology for production of Virtual Components. This methodology includes appropriate design-flows for the IP-development as well as prerequisites and methods for successful application in customers' projects. This production flow will he completed by approaches for evaluation.
引用
收藏
页码：728 / 732
页数：5
相关论文
共 50 条
  • [1] A design methodology for IP integration
    Coussy, P
    Baganne, A
    Martin, E
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV, PROCEEDINGS, 2002, : 711 - 714
  • [2] IP reusable design methodology
    Han, Q
    Zheng, J
    Jia, W
    2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 756 - 759
  • [3] Design automation standards the IP providers perspective
    Goodenough, John
    21ST INTERNATIONAL CONFERENCE ON VLSI DESIGN: HELD JOINTLY WITH THE 7TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2008, : 730 - 730
  • [4] IP integration methodology for SoC design
    Abbes, F
    Casseau, E
    Abid, M
    Coussy, P
    Legoff, JB
    16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 343 - 346
  • [5] A design methodology for integrating IP into SOC systems
    Coussy, P
    Baganne, A
    Martin, E
    PROCEEDINGS OF THE IEEE 2002 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2002, : 307 - 310
  • [6] DESIGN METHODOLOGY FOR A BLOCK MOTION ESTIMATION IP CORE
    Turner, R. H.
    Woods, R.
    Fischaber, S.
    McAllister, J.
    2008 INTERNATIONAL CONFERENCE ON NEURAL NETWORKS AND SIGNAL PROCESSING, VOLS 1 AND 2, 2007, : 711 - 716
  • [7] SOPC builder, a novel design methodology for IP integration
    Zammattio, Stefano
    2005 International Symposium on System-On-Chip, Proceedings, 2005, : 37 - 37
  • [8] A hierarchical interface design methodology and models for SoC IP integration
    Jou, JM
    Kuang, SR
    Wu, KM
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, 2002, : 360 - 363
  • [9] A system level IP integration methodology for fast SOC design
    Bocchi, M
    Brunelli, C
    De Bartolomeis, C
    Magagni, L
    Campi, F
    INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2003, : 127 - 130
  • [10] A static power estimation methodology for IP-based design
    Liu, X
    Papaefthymiou, MC
    DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, : 280 - 287
12345