Design Considerations for 50G+Backplane Links

被引：0

作者：

Toifl, Thomas ^{[1
]}

Brandli, Matthias ^{[1
]}

Cevrero, Alessandro ^{[1
]}

Francese, Pier Andrea ^{[1
]}

Kossel, Marcel ^{[1
]}

Kull, Lukas ^{[1
]}

Luu, Danny ^{[1
]}

Menolfi, Christian ^{[1
]}

Morf, Thomas ^{[1
]}

Ozkaya, Ilter ^{[1
]}

Yueksel, Hazar ^{[1
]}

机构：

[1] IBM Res, Zurich Res Lab, CH-8003 Ruschlikon, Switzerland

来源：

ESSCIRC CONFERENCE 2016 | 2016年

关键词：

wireline; IO link; backplane; equalization; CTLE; feed-forward equalizer; FFE; decision-feedback equalizer; DFE; MLSE; ADC; 56G; Ethernet; TCM; THP; PAM-4; EQUALIZER; SPEED;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The constantly increasing need for I/O bandwidth push electrical backplane links to data rates of 50Gb/s and above. Although board materials have improved significantly, backplane links are increasingly limited by signal attenuation while suffering from ISI, jitter, device noise and cross-talk. In this paper we summarize these limitations, and show possible directions to cope with them in order to further extend the achievable data rate.

引用

页码：477 / 482

页数：6

共 50 条

[41] Design of a 6.25 Gbps backplane SerDes with adaptive decision feedback equalization
Zhou, Mingzhu
Zhu, En
Wang, Zhigong
High Technology Letters, 2009, 15 (04) : 409 - 415
[42] ADC-Based Backplane Receiver Design-Space Exploration
Chung, Hayun
Wei, Gu-Yeon
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (07) : 1539 - 1547
[43] A Standalone 5G Industrial Testbed Design Considerations for Industry 4.0
Wei, Ying Rao
Keshavamurthy, Anil S.
Wittmann, Ralph
Zahonero, Antonio R.
2022 52ND EUROPEAN MICROWAVE CONFERENCE (EUMC), 2022, : 884 - 887
[44] A Standalone 5G Industrial Testbed Design Considerations for Industry 4.0
Wei, Ying Rao
Keshavamurthy, Anil S.
Wittmann, Ralph
Zahonero, Antonio R.
2022 52ND EUROPEAN MICROWAVE CONFERENCE (EUMC), 2022,
[45] A Standalone 5G Industrial Testbed Design Considerations for Industry 4.0
Wei, Ying Rao
Keshavamurthy, Anil S.
Wittmann, Ralph
Zahonero, Antonio R.
2022 52ND EUROPEAN MICROWAVE CONFERENCE (EUMC), 2022,
[46] Design Considerations and Deployment Challenges for TurboRAN 5G and Beyond Testbed
Manalastas, Marvin
Nabeel, Muhammad
Ijaz, Aneeqa
Zaidi, Syed Muhammad Asad
Masood, Usama
Qureshi, Haneya Naeem
Refai, Hazem
Imran, Ali
IEEE ACCESS, 2022, 10 : 39810 - 39824
[47] Wrestlemania: keeping high-speed-backplane design under control
Cravotta, N
EDN, 2002, 47 (18) : 36 - +
[48] Design of a compact alignment tolerant optical interconnect for photonic backplane applications
Robertson, B
PROCEEDINGS OF THE FOURTH INTERNATIONAL CONFERENCE - MASSIVELY PARALLEL PROCESSING USING OPTICAL INTERCONNECTIONS, 1997, : 68 - 77
[49] DESIGN OF ACHROMATIC HOLOGRAPHIC GRATING COUPLERS FOR SUBSTRATE AND BACKPLANE OPTICAL INTERCONNECTS
WANG, MR
LIN, F
OPTICS AND LASER TECHNOLOGY, 1994, 26 (04): : 259 - 264
[50] PCB Trace Modeling and Equalizer Design Method for 10 Gbps Backplane
Muraoka, Satoshi
Shinkai, Go
Yagyu, Masayoshi
Uematsu, Yutaka
Ogihara, Masao
Sezaki, Naohiro
Osaka, Hideki
2011 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2011,

← 1 2 3 4 5 →