User-level management of kernel memory

被引:0
|
作者
Haeberlen, A
Elphinstone, K
机构
[1] Univ Karlsruhe, Syst Architecture Grp, D-76128 Karlsruhe, Germany
[2] Univ New S Wales, Sydney, NSW 2052, Australia
来源
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Kernel memory is a resource that must be managed carefully in order to ensure the efficiency and safety of the system. The use of an inappropriate management policy can weaken the isolation between subsystems, lead to suboptimal performance, and even make the kernel vulnerable to denial-of-service attacks. Yet, many existing kernels use only a single built-in policy, which is always a compromise between performance and generality. In this paper, we address this problem by exporting control over kernel memory to user-level pagers. Thus, subsystems can implement their own application-specific management policies while independent subsystems can still be isolated from each other. The pagers have full control over the memory resources they manage; they can even preempt and later restore individual pages of kernel memory. Still, protection is not compromised because the kernel converts its metadata into a safe representation before exporting it. Therefore, pagers need only be trusted by their respective clients. We describe the model we use to page kernel memory and various techniques for obtaining a safe external representation for kernel metadata. We also report experiences with an experimental kernel that implements our scheme and outline our plans to further develop the approach.
引用
收藏
页码:277 / 289
页数:13
相关论文
共 50 条
  • [41] Kernel vs. User-Level Networking: Don't Throw Out the Stack with the Interrupts
    Cai P.
    Karsten M.
    Performance Evaluation Review, 2024, 52 (01): : 43 - 44
  • [42] IMPULP: A Hardware Approach for In-Process Memory Protection via User-Level Partitioning
    Yang-Yang Zhao
    Ming-Yu Chen
    Yu-Hang Liu
    Zong-Hao Yang
    Xiao-Jing Zhu
    Zong-Hui Hong
    Yun-Ge Guo
    Journal of Computer Science and Technology, 2020, 35 : 418 - 432
  • [43] Fast communication mechanisms - Coupling hardware distributed shared memory and user-level messaging
    Hellwagner, H
    Karl, W
    Leberecht, M
    INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-III, PROCEEDINGS, 1997, : 1294 - 1301
  • [44] uMMAP-IO: User-level Memory-mapped I/O for HPC
    Rivas-Gomez, Sergio
    Fanfarillo, Alessandro
    Valat, Sebastien
    Laferriere, Christophe
    Couvee, Philippe
    Narasimhamurthy, Sai
    Markidis, Stefano
    2019 IEEE 26TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING, DATA, AND ANALYTICS (HIPC), 2019, : 363 - 372
  • [45] FPGA Implementation of a Configurable Cache/Scratchpad Memory with Virtualized User-Level RDMA Capability
    Kalokerinos, George
    Papaefstathiou, Vassilis
    Nikiforos, George
    Kavadias, Stamatis
    Katevenis, Manolis
    Pnevmatikatos, Dionisios
    Yang, Xiaojun
    2009 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, 2009, : 149 - 156
  • [46] The design of user-level distributed shared memory system in SCI-based clusters
    Ding, KS
    Tsay, JJ
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-V, 2000, : 587 - 593
  • [47] IMPULP: A Hardware Approach for In-Process Memory Protection via User-Level Partitioning
    Zhao, Yang-Yang
    Chen, Ming-Yu
    Liu, Yu-Hang
    Yang, Zong-Hao
    Zhu, Xiao-Jing
    Hong, Zong-Hui
    Guo, Yun-Ge
    JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2020, 35 (02) : 418 - 432
  • [48] Towards mobility reports with user-level privacy
    Kapp, Alexandra
    Nunez von Voigt, Saskia
    Mihaljevic, Helena
    Tschorsch, Florian
    JOURNAL OF LOCATION BASED SERVICES, 2023, 17 (02) : 95 - 121
  • [49] A Fuzzy Approach to User-level Intrusion Detection
    Liu, Wei
    Mao, Yu
    Ci, Linlin
    Zhang, Fuquan
    INTERNATIONAL JOURNAL OF FUZZY SYSTEMS, 2021, 23 (03) : 862 - 877
  • [50] LUTS: A Lightweight User-Level Transaction Scheduler
    Nicacio, Daniel
    Baldassin, Alexandro
    Araujo, Guido
    ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, PT I: ICA3PP 2011, 2011, 7916 : 144 - +