Lidar System Architectures and Circuits

被引:282
|
作者
Behroozpour, Behnam [1 ]
Sandborn, Phillip A. M. [2 ]
Wu, Ming C. [3 ]
Boser, Bernhard E. [4 ]
机构
[1] Bosch LLC, Palo Alto, CA 94304 USA
[2] Univ Calif Berkeley, Berkeley, CA 94720 USA
[3] Univ Calif Berkeley, Elect Engn & Comp Sci, Berkeley, CA 94720 USA
[4] Univ Calif Berkeley, Dept EECS, Berkeley, CA 94720 USA
关键词
OPTICAL PHASED-ARRAY;
D O I
10.1109/MCOM.2017.1700030
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
3D imaging technologies are applied in numerous areas, including self-driving cars, drones, and robots, and in advanced industrial, medical, scientific, and consumer applications. 3D imaging is usually accomplished by finding the distance to multiple points on an object or in a scene, and then creating a point cloud of those range measurements. Different methods can be used for the ranging. Some of these methods, such as stereovision, rely on processing 2D images. Other techniques estimate the distance more directly by measuring the round-trip delay of an ultrasonic or electromagnetic wave to the object. Ultrasonic waves suffer large losses in air and cannot reach distances beyond a few meters. Radars and lidars use electromagnetic waves in radio and optical spectra, respectively. The shorter wavelengths of the optical waves compared to the radio frequency waves translates into better resolution, and a more favorable choice for 3D imaging. The integration of lidars on electronic and photonic chips can lower their cost, size, and power consumption, making them affordable and accessible to all the abovementioned applications. This review article explains different lidar aspects and design choices, such as optical modulation and detection techniques, and point cloud generation by means of beam-steering or flashing an entire scene. Popular lidar architectures and circuits are presented, and the superiority of the FMCW lidar is discussed in terms of range resolution, receiver sensitivity, and compatibility with emerging technologies. At the end, an electronic-photonic integrated circuit for a micro-imaging FMCW lidar is presented as an example.
引用
收藏
页码:135 / 142
页数:8
相关论文
共 50 条
  • [31] Dedicated circuits for the generation of windows in image processing architectures
    Antola, A
    Breveglieri, L
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2000, 25 (01): : 55 - 78
  • [32] IMPLEMENTING NEURAL ARCHITECTURES USING ANALOG VLSI CIRCUITS
    MAHER, MAC
    DEWEERTH, SP
    MAHOWALD, MA
    MEAD, CA
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1989, 36 (05): : 643 - 652
  • [33] ARCHITECTURES FOR VLSI CIRCUITS IN DIGITAL SIGNAL-PROCESSING
    LACROIX, A
    COMPUTER NETWORKS AND ISDN SYSTEMS, 1982, 6 (03): : 225 - 227
  • [34] Neuromorphic Computing Across the Stack: Devices, Circuits and Architectures
    Ankit, Aayush
    Sengupta, Abhronil
    Roy, Kaushik
    PROCEEDINGS OF THE 2018 IEEE INTERNATIONAL WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS), 2018, : 1 - 6
  • [35] Synthesis of quantum circuits for linear nearest neighbor architectures
    Saeedi, Mehdi
    Wille, Robert
    Drechsler, Rolf
    QUANTUM INFORMATION PROCESSING, 2011, 10 (03) : 355 - 377
  • [36] Modeling Steep Slope Devices: From Circuits to Architectures
    Swaminathan, Karthik
    Kim, Moon Seok
    Chandramoorthy, Nandhini
    Sedighi, Behnam
    Perricone, Robert
    Sampson, Jack
    Narayanan, Vijaykrishnan
    2014 DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION (DATE), 2014,
  • [37] Nanoelectronic single-electron transistor circuits and architectures
    Gerousis, CP
    Goodnick, SM
    Porod, W
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2004, 32 (05) : 323 - 338
  • [39] The Impact of Ferroelectric FETs on Digital and Analog Circuits and Architectures
    Chen, Xiaoming
    Sun, Xiaoyu
    Wang, Panni
    Datta, Suman
    Hu, Xiaobo Sharon
    Yin, Xunzhao
    Jerry, Matthew
    Yu, Shimeng
    Laguna, Ann Franchesca
    Ni, Kai
    Niemier, Michael T.
    Reis, Dayane
    IEEE DESIGN & TEST, 2020, 37 (01) : 79 - 99
  • [40] An algorithm for nanopipelining of RTD-based circuits and architectures
    Gupta, P
    Jha, NK
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2005, 4 (02) : 159 - 167