A Low-Power IP Design of Viterbi Decoder with Dynamic Threshold Setting

被引：0

作者：

Lin, Yi-Ming ^{[1
]}

Liu, Wan-Ching ^{[1
]}

Chang, Li-Yuan ^{[1
]}

Lien, Chih-Yuan ^{[2
]}

Chen, Pei-Yin ^{[1
]}

Chen, Shung-Chih ^{[3
]}

机构：

[1] Natl Cheng Kung Univ, Dept Comp Sci & Informat Engn, Tainan 701, Taiwan

[2] Chia Nan Univ Pharm & Sci, Dept Informat Management, Tainan 717, Taiwan

[3] Southern Taiwan Univ, Dept Elect Engn, Tainan 710, Taiwan

来源：

2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS | 2010年

关键词：

CONVOLUTIONAL-CODES; ALGORITHM;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, a low-power design of Viterbi decoder is presented. Based on the adaptive Viterbi algorithm, we use a dynamic setting method to set various threshold values for different decoding stages under a particular SNR and efficient reduce the average number of survivor paths. Furthermore, a flexible soft intellectual property core and an auxiliary software system for low-power Viterbi decoder are proposed. In the VLSI realization, we apply the clock-gating technique to disable the activation of registers for nonsurvivor paths. Hence, the power consumption can be reduced. Compared with others, our design requires the lower power consumption for the same SNR condition.

引用

页码：585 / 588

页数：4

共 50 条

[21] Novel low-latency low-power Viterbi decoder traceback memory architecture
Morling, RCS
Haron, N
MELECON 2004: PROCEEDINGS OF THE 12TH IEEE MEDITERRANEAN ELECTROTECHNICAL CONFERENCE, VOLS 1-3, 2004, : 179 - 183
[22] Design and Implementation of Low Power High Speed Viterbi Decoder
Cholan, K.
INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY AND SYSTEM DESIGN 2011, 2012, 30 : 61 - 68
[23] A Low Power Asynchronous Viterbi Decoder
Tadse, Surekha K.
Haridas, S. L.
2019 9TH INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ENGINEERING AND TECHNOLOGY: SIGNAL AND INFORMATION PROCESSING (ICETET-SIP-19), 2019,
[24] Low power units for the Viterbi Decoder
Ghoneima, M
Sharaf, K
Ragai, HF
May, AEH
PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 412 - 415
[25] Modified register-exchange Viterbi decoder for low-power wireless communications
El-Dib, DA
Elmasry, MI
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2004, 51 (02) : 371 - 378
[26] VLSI implementation of a high-speed and low-power punctured Viterbi decoder
Li, Q
You, YX
Wang, JX
Ye, YZ
2002 IEEE REGION 10 CONFERENCE ON COMPUTERS, COMMUNICATIONS, CONTROL AND POWER ENGINEERING, VOLS I-III, PROCEEDINGS, 2002, : 1205 - 1208
[27] Low Power Rake Receiver and Viterbi Decoder Design for CDMA Applications
Chi-ying Tsui
Roger S-K. Cheng
Curtis Ling
Wireless Personal Communications, 2000, 14 : 49 - 64
[28] Design of High Speed Low Power Viterbi Decoder for TCM System
Nargis, J.
Vaithiyanathan, D.
Seshasayanan, R.
2013 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2013, : 185 - 190
[29] An efficient metric normalization architecture for high-speed low-power Viterbi Decoder
Lai, Kelvin Yi-Tse
TENCON 2007 - 2007 IEEE REGION 10 CONFERENCE, VOLS 1-3, 2007, : 1500 - 1503
[30] Low power rake receiver and Viterbi decoder design for CDMA applications
Tsui, CY
Cheng, RSK
Ling, C
WIRELESS PERSONAL COMMUNICATIONS, 2000, 14 (01) : 49 - 64

← 1 2 3 4 5 →