A Precise Memory Model for Operating System Code Verification

被引:0
|
作者
Chen, Geng [1 ]
Luo, Lei [1 ]
Wang, Lijie [1 ]
机构
[1] Univ Elect Sci & Technol China, Sch Comp Sci & Engn, Chengdu 611731, Sichuan, Peoples R China
关键词
formal method; verification; real-time operating systems; FORMAL VERIFICATION;
D O I
10.1109/TrustCom.2011.153
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Recently, safety and security requirements of real-time system received much attention. Several formal approaches have been presented to verify some related properties at the source code level. System's code is almost universally written in the C programming language, where memory is just a sequence of bytes and data can overlap almost arbitrarily. In this paper, we present a two-level formal memory model: abstract level and physical level. The abstract level is used to verify properties at design stage. While at physical level, the memory model captures some low-level features of C's pointers and memory. It is used to prove properties on code level. Then, we provide some well-behaved operations in the memory model and prove the well-formedness conditions of both levels. We use this model to solve the problems we encountered in an ongoing attempt to verify the Software Virtual Machine Kernel (SVMK). It is a real-time operating system kernel based on virtualization technology. The memory model is integrated in our verification environment based on the interactive theorem prover Coq. This verification environment will ultimately be used for the verification of the SVMK.
引用
收藏
页码:1125 / 1132
页数:8
相关论文
共 50 条
  • [41] An efficient compiled simulation system for VLIW code verification
    Ahn, JW
    Moon, SM
    Sung, WY
    31ST ANNUAL SIMULATION SYMPOSIUM, PROCEEDINGS, 1998, : 91 - 95
  • [42] A plan for structural dynamics code and model verification and validation
    Alvin, KF
    Reese, GM
    IMAC-XVIII: A CONFERENCE ON STRUCTURAL DYNAMICS, VOLS 1 AND 2, PROCEEDINGS, 2000, 4062 : 342 - 348
  • [43] Development and verification of system safety analysis code TSACO
    Wang, Jie
    Pan, Junjie
    Feng, Jintao
    Su, Guanghui
    Hedongli Gongcheng/Nuclear Power Engineering, 2015, 36 : 4 - 8
  • [44] OPERATING SYSTEM FOR A DEDICATED COMMON MEMORY MULTIMICROPROCESSOR SYSTEM
    GRASSO, PA
    FORWARD, KE
    DILLON, TS
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1982, 129 (05): : 200 - 206
  • [45] Profile-directed restructuring of operating system code
    Schmidt, WJ
    Roediger, RR
    Mestad, CS
    Mendelson, B
    Shavit-Lottem, I
    Bortnikov-Sitnitsky, V
    IBM SYSTEMS JOURNAL, 1998, 37 (02) : 270 - 297
  • [46] Evaluation of Verification Devices with Precise Probe Measurement System in NMIJ
    Sakamaki, Ryo
    Horibe, Masahiro
    2016 URSI ASIA-PACIFIC RADIO SCIENCE CONFERENCE (URSI AP-RASC), 2016, : 481 - 482
  • [47] Property-based Code Slicing for Efficient Verification of OSEK/VDX Operating Systems
    Park, Mingyu
    Byun, Taejoon
    Choi, Yunja
    ELECTRONIC PROCEEDINGS IN THEORETICAL COMPUTER SCIENCE, 2012, (105): : 69 - 84
  • [48] Research and Application of Memory Space Deterministic Verification of Embedded Operating System Software in Nuclear Safety Level I&C System
    Li, You-yuan
    Huang, Jun-long
    Du, Qiao-rui
    Cheng, Jian-ming
    Sun, Wang-qiang
    NEW ENERGY POWER GENERATION AUTOMATION AND INTELLIGENT TECHNOLOGY, SICPNPP 2024, VOL 1, 2024, 1249 : 249 - 255
  • [49] SHARED-MEMORY MULTIMICROPROCESSOR OPERATING SYSTEM WITH AN EXTENDED PETRI-NET MODEL
    VALLEJO, F
    GREGORIO, JA
    HARBOUR, MG
    DRAKE, JM
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1994, 5 (07) : 749 - 762
  • [50] Automatic memory reductions for RTL model verification
    Manolios, Panagiotis
    Srinivasan, Sudarshan K.
    Vroon, Daron
    IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, ICCAD, 2006, : 40 - +