Specification and verification of memory consistency models for shared-memory multiprocessor systems

被引:0
|
作者
Takata, S [1 ]
Taguchi, K [1 ]
Joe, K [1 ]
Fukuda, A [1 ]
机构
[1] Nara Inst Sci & Technol, Nara, Japan
关键词
shared memory; memory consistency model; formal method; Z; CCS;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper we will formally specify and verify memory consistency models for shared-memory multiprocessor systems, focusing on causal memory consistency model, by use of a formal specification technique proposed by Taguchi and Araki. The formal specification technique includes a language, which is based on the combination of the Z notation and CCS (Calculus of Communicating Systems), and the state-based CCS semantics, which integrates Z and CCS semantics. Causal memory requires that a read operation obtains the value that is consistent with other causally related read and write operations. A formal definition, implementation and verification of the causal memory have already been presented by Ahamad and Hutto. We will formally specify the behavior of the causal memory by the combination of Z and CCS and verify that the specified causal memory meets the causal memory consistency condition using the extended state-based CCS semantics.
引用
收藏
页码:923 / 930
页数:8
相关论文
共 50 条
  • [21] FINE-GRAIN SCHEDULER FOR SHARED-MEMORY MULTIPROCESSOR SYSTEMS
    SHIEH, JJ
    LEE, YC
    CHEN, HR
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1995, 142 (02): : 98 - 106
  • [22] THE SHARED-MEMORY LANGUAGE PSATHER ON A DISTRIBUTED-MEMORY MULTIPROCESSOR
    FELDMAN, JA
    LIM, CC
    RAUBER, T
    SIGPLAN NOTICES, 1993, 28 (01): : 17 - 20
  • [23] ITRON-MP - AN ADAPTIVE REAL-TIME KERNEL SPECIFICATION FOR SHARED-MEMORY MULTIPROCESSOR SYSTEMS
    TAKADA, H
    SAKAMURA, K
    IEEE MICRO, 1991, 11 (04) : 24 - &
  • [24] Dedicated bus system for the shared-memory multiprocessor
    Kim, WW
    Chun, HS
    COMPUTERS AND THEIR APPLICATIONS, 2001, : 175 - 178
  • [25] PARALLEL CHOLESKY FACTORIZATION ON A SHARED-MEMORY MULTIPROCESSOR
    GEORGE, A
    HEATH, MT
    LIU, J
    LINEAR ALGEBRA AND ITS APPLICATIONS, 1986, 77 : 165 - 187
  • [26] Parallel VLSI test in a shared-memory multiprocessor
    Gil, C
    Ortega, J
    Montoya, MG
    CONCURRENCY-PRACTICE AND EXPERIENCE, 2000, 12 (05): : 311 - 326
  • [27] DYNAMIC-PROGRAMMING ON A SHARED-MEMORY MULTIPROCESSOR
    EDMONDS, P
    CHU, E
    GEORGE, A
    PARALLEL COMPUTING, 1993, 19 (01) : 9 - 22
  • [28] A softerware monitor for shared-memory multiprocessor computers
    Liu, X
    Xu, FL
    SOFTWARE-PRACTICE & EXPERIENCE, 2004, 34 (08): : 757 - 776
  • [29] Circuit-switched shared-memory multiprocessor
    Smith, D.R.
    Schildknecht, R.R.
    International journal of mini & microcomputers, 1995, 17 (03): : 108 - 118
  • [30] STRUCTURED MESSAGE PASSING ON A SHARED-MEMORY MULTIPROCESSOR
    LEBLANC, TJ
    PROCEEDINGS OF THE TWENTY-FIRST, ANNUAL HAWAII INTERNATIONAL CONFERENCE ON SYSTEM SCIENCES, VOLS 1-4: ARCHITECTURE TRACK, SOFTWARE TRACK, DECISION SUPPORT AND KNOWLEDGE BASED SYSTEMS TRACK, APPLICATIONS TRACK, 1988, : B188 - B194