CMOS Current-Mode PWL Implementation using MAX and MIN Operators

被引：0
|
作者：
Cinco-Izquierdo, O. J. [1 ]
Sanz-Pascual, M. T. [1 ]
Hernandez, L. [1 ]
de la Cruz-Blas, C. A. [2 ]
机构：
[1] Inst Nacl Astrofis Opt & Elect INAOE, Elect Dept, Puebla, Mexico
[2] Univ Publ Navarra UPNA, Dept Elect & Elect Engn, Pamplona, Spain
来源：
2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) | 2017年
关键词：
Current-mode; PWL approximation; Winner-Take-All; Loser-Take-All; exponential function; logarithmic function;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this manuscript a novel current-mode technique to implement generic Piecewise-Linear (PWL) functions is presented. The main characteristic of the proposed circuits is that errors are not accumulated by adding linear segments; instead they are local, providing more robust designs. The proposed circuits are designed in a standard 0.18 mu m CMOS process with 1.8V power supply. Their operation is based on high precision current mirrors, Winner-Take-All (WTA) and Loser-Take-All (LTA) architectures. Robustness was verified by Monte Carlo analysis and temperature variations from -40 degrees C to 80 degrees C.
引用
收藏
页数：4
相关论文
共 50 条
  • [21] CURRENT-MODE OSCILLATORS USING A VOLTAGE TO CURRENT TRANSDUCER IN CMOS TECHNOLOGY
    RAUT, R
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1994, 76 (02) : 257 - 264
  • [22] CMOS CURRENT-MODE MULTIVALUED PLAS
    PELAYO, FJ
    PRIETO, A
    LLORIS, A
    ORTEGA, J
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1991, 38 (04): : 434 - 441
  • [23] CURRENT-MODE CMOS PIPELINED ADC
    Krishna, Siva R.
    Baghini, Maryam Shojaei
    Mukherjee, Jayanta
    EUROCON 2009: INTERNATIONAL IEEE CONFERENCE DEVOTED TO THE 150 ANNIVERSARY OF ALEXANDER S. POPOV, VOLS 1- 4, PROCEEDINGS, 2009, : 205 - +
  • [24] CMOS Current-mode Analog Multiplier
    Renge, Awantika
    Tijare, Ankita
    Dakhole, Pravin
    2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), VOL. 1, 2016, : 823 - 826
  • [25] CMOS Current-Mode Companding Divider
    Lin, Kuo-Jen
    IEICE TRANSACTIONS ON ELECTRONICS, 2009, E92C (03) : 380 - 382
  • [26] Design of New CMOS Current Mode Min and Max Circuits for FLC Chip Applications
    Yosefi, Ghader
    Mirzakouchaki, S.
    Neda, Sh.
    2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2, 2009, : 89 - +
  • [27] Analog current-mode CMOS implementation of central pattern generator for robot locomotion
    Nakada, K
    Asai, T
    Hirose, T
    Amemiya, Y
    PROCEEDINGS OF THE INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS (IJCNN), VOLS 1-5, 2005, : 639 - 644
  • [28] CMOS CURRENT-MODE IMPLEMENTATION OF SPATIOTEMPORAL PROBABILISTIC NEURAL NETWORKS FOR SPEECH RECOGNITION
    WU, CY
    LIU, RY
    JOU, IC
    JOURNAL OF VLSI SIGNAL PROCESSING, 1995, 10 (01): : 67 - 84
  • [29] Algorithmic Current-Mode ADC using CMOS Inverter Based Current Comparator
    Rustogi, Bhilasha
    Bhatia, Veepsa
    2018 INTERNATIONAL CONFERENCE ON COMPUTING, POWER AND COMMUNICATION TECHNOLOGIES (GUCON), 2018, : 667 - 670
  • [30] A CMOS current-mode squarer/rectifier circuit
    Boonchu, B
    Surakampontorn, W
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 405 - 408
12345