OSCAR API for Real-Time Low-Power Multicores and Its Performance on Multicores and SMP Servers

被引:16
|
作者
Kimura, Keiji [1 ]
Mase, Masayoshi [1 ]
Mikami, Hiroki [1 ]
Miyamoto, Takamichi [1 ]
Shirako, Jun [1 ]
Kasahara, Hironori [1 ]
机构
[1] Waseda Univ, Dept Comp Sci & Engn, Shinjuku Ku, Tokyo, Japan
关键词
Multicore API; Parallelizing Compiler; Power Reduction;
D O I
10.1007/978-3-642-13374-9_13
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
OSCAR (Optimally Scheduled Advanced Multiprocessor) API has been designed for real-time embedded low-power multicores to generate parallel programs for various multicores from different vendors by using the OSCAR parallelizing compiler. The OSCAR API has been developed by Waseda University in collaboration with Fujitsu Laboratory, Hitachi, NEC, Panasonic, Renesas Technology, and Toshiba in an METI/NEDO project entitled "Multicore Technology for Realtime Consumer Electronics." By using the OSCAR API as an interface between the OSCAR compiler and backend compilers, the OSCAR compiler enables hierarchical multigrain parallel processing with memory optimization under capacity restriction for cache memory, local memory, distributed shared memory, and on-chip/off-chip shared memory; data transfer using a DMA controller; and power reduction control using DVFS (Dynamic Voltage and Frequency Scaling), clock gating, and power gating for various embedded multicores. In addition, a parallelized program automatically generated by the OSCAR, compiler with OSCAR API can be compiled by the ordinary OpenMP compilers since the OSCAR API is designed on a subset of the OpenMP. This paper describes the OSCAR API and its compatibility with the OSCAR compiler by showing code examples. Performance evaluations of the OSCAR compiler and the OSCAR. API are carried out using an IBM Power5+ workstation, an IBM Power6 high-end SMP server, and a newly developed consumer electronics multicore chip RP2 by Renesas, Hitachi and Waseda. From the results of scalability evaluation, it is found that on an average, the OSCAR compiler with the OSCAR API can exploit 5.8 times speedup over the sequential execution on the Power5+ workstation with eight cores and 2.9 times speedup on RP2 with four cores, respectively. In addition, the OSCAR compiler can accelerate an IBM XL Fortran compiler up to 3.3 times on the Power6 SMP server. Due to low-power optimization on RP2, the OSCAR compiler with the OSCAR API achieves a maximum power reduction of 84% in the real-time execution mode.
引用
收藏
页码:188 / 202
页数:15
相关论文
共 50 条
  • [21] Real-time video denoising on multicores and GPUs with Kalman-based and Bilateral filters fusion
    Sergio G. Pfleger
    Patricia D. M. Plentz
    Rodrigo C. O. Rocha
    Alyson D. Pereira
    Márcio Castro
    Journal of Real-Time Image Processing, 2019, 16 : 1629 - 1642
  • [22] Energy-efficient Real-time Scheduling on Multicores: A Novel Approach to Model Cache Contention
    Sheikh, Saad Zia
    Pasha, Muhammad Adeel
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2020, 19 (04)
  • [23] LOW-POWER INTERRUPT UPDATES REAL-TIME CLOCK
    XIA, YP
    EDN, 1994, 39 (14) : 106 - 106
  • [24] A Low-Power, Real-Time Displacement Damage Dosimeter
    Warner, Jeffrey H.
    Hoheisel, Raymond
    Cress, Cory D.
    Jenkins, Phillip P.
    Lorentzen, Justin R.
    Scheiman, David A.
    Yakes, Michael K.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2019, 66 (01) : 290 - 298
  • [25] Real-time video denoising on multicores and GPUs with Kalman-based and Bilateral filters fusion
    Pfleger, Sergio G.
    Plentz, Patricia D. M.
    Rocha, Rodrigo C. O.
    Pereira, Alyson D.
    Castro, Marcio
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2019, 16 (05) : 1629 - 1642
  • [26] Low-Power Real-Time Intelligent SoCs for Smart Machines
    Kim, Youchang
    Hong, Injoon
    Park, Seongwook
    Yoo, Hoi-Jun
    2016 29TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2016, : 247 - 252
  • [27] Real-Time Communication in Low-Power Mobile Wireless Networks
    Dezfouli, Behnam
    Radi, Marjan
    Chipara, Octav
    2016 13TH IEEE ANNUAL CONSUMER COMMUNICATIONS & NETWORKING CONFERENCE (CCNC), 2016,
  • [28] REAL-TIME PROGRAMMABLE LOW-POWER SC BANDPASS FILTER
    HOSTICKA, BJ
    HERBST, D
    HOEFFLINGER, B
    KLEINE, U
    PANDEL, J
    SCHWEER, R
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1982, 17 (03) : 499 - 506
  • [29] A Low-Power Hardware Architecture for Real-Time CNN Computing
    Liu, Xinyu
    Cao, Chenhong
    Duan, Shengyu
    SENSORS, 2023, 23 (04)
  • [30] Real-Time Low-Power FPGA Architecture for Stereo Vision
    Puglia, Luca
    Vigliar, Mario
    Raiconi, Giancarlo
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2017, 64 (11) : 1307 - 1311