共 50 条
- [42] Asymmetrical Multilevel Inverter Topology with Reduced Number of Switches INTERNATIONAL REVIEW OF ELECTRICAL ENGINEERING-IREE, 2012, 7 (04): : 4761 - 4767
- [43] Performance Analysis of a Multilevel Inverter Topology with Reduced Switches 2015 INTERNATIONAL CONFERENCE ON COMPUTER, COMMUNICATION AND CONTROL (IC4), 2015,
- [44] Analysis of a Multilevel Inverter Topology with Reduced Number of Switches TRANSACTIONS ON ENGINEERING TECHNOLOGIES: SPECIAL ISSUE OF THE WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE 2013, 2014, : 41 - 54
- [47] Design of multilevel inverter using Nearest Level Control Technique with reduced power switches 2018 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENERGY SYSTEMS (ICEES), 2018, : 568 - 571
- [49] Novel Multilevel Inverter With Minimum Number Of Switches 2017 INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRICAL, ELECTRONICS AND COMPUTING TECHNOLOGIES (ICRTEECT), 2017, : 106 - 112