A Novel Multilevel Inverter With Reduced Count of Power Switches

被引:0
|
作者
Naseem, Mohd Wajahatullah [1 ]
Mohod, Amit [1 ]
机构
[1] Prof Ram Meghe Coll Engn & Management, Dept Elect & Elect Engn, Badnera Amravati, India
关键词
Inverter; multilevel inverter; power switches; 37-levels; H-bridge; Cascaded inverter; TOPOLOGY; NUMBER; CONVERTER; SEQUENCE;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, a novel cascaded multilevel inverter topology is proposed for a single phase inverter. The inverter is composed of a series connection of the suggested basic unit and it generates only positive levels at its output. Hence an H-bridge is further added to the proposed basic unit. The proposed topology has the main advantage of reduction in the count of power switches and driver circuits required to drive them that helps to lower the cost and ultimately the overall installation space. The proposed structure also has less de voltage sources and driver circuits, when it is compared to the other inverter topologies. At the output voltage, the final inverter structure is able to produce all the voltage levels (positive as well as negative). The simulation is performed for verifying the operation of the inverter for a three cascaded stages of the basic unit that generates 37-levels at its output.
引用
收藏
页码:64 / 69
页数:6
相关论文
共 50 条
  • [41] A higher levels multilevel inverter with reduced number of switches
    Harbi, I. A.
    Azazi, Haitham Z.
    Lashine, Azza E.
    Elsabbe, Awad E.
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2018, 105 (08) : 1286 - 1299
  • [42] Asymmetrical Multilevel Inverter Topology with Reduced Number of Switches
    Ahmed, Rokan Ali
    Mekhilef, Saad
    Ping, Hew Wooi
    INTERNATIONAL REVIEW OF ELECTRICAL ENGINEERING-IREE, 2012, 7 (04): : 4761 - 4767
  • [43] Performance Analysis of a Multilevel Inverter Topology with Reduced Switches
    Sravani, E.
    Reddy, N. Ravi Sankar
    2015 INTERNATIONAL CONFERENCE ON COMPUTER, COMMUNICATION AND CONTROL (IC4), 2015,
  • [44] Analysis of a Multilevel Inverter Topology with Reduced Number of Switches
    Karaca, Hulusi
    TRANSACTIONS ON ENGINEERING TECHNOLOGIES: SPECIAL ISSUE OF THE WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE 2013, 2014, : 41 - 54
  • [45] Performance investigations of five-level reduced switches count H-bridge multilevel inverter
    Parimalasundar, E.
    Muthukaruppasamy, S.
    Dharmaprakash, R.
    Suresh, K.
    ELECTRICAL ENGINEERING & ELECTROMECHANICS, 2023, (06) : 58 - 62
  • [46] A Level Dependent Source Concoction Multilevel Inverter Topology with a Reduced Number of Power Switches
    Jose, S. Edwin
    Titus, S.
    JOURNAL OF POWER ELECTRONICS, 2016, 16 (04) : 1316 - 1323
  • [47] Design of multilevel inverter using Nearest Level Control Technique with reduced power switches
    Dhayalini, K.
    Vinothini, N.
    2018 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENERGY SYSTEMS (ICEES), 2018, : 568 - 571
  • [48] A generalized diode containing bidirectional topology for multilevel inverter with reduced switches and power loss
    Montazer, Babak Hosseini
    Olamaei, Javad
    Hosseinpour, Majid
    Mozafari, Babak
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2021, 49 (09) : 2959 - 2978
  • [49] Novel Multilevel Inverter With Minimum Number Of Switches
    Sekhar, Ch. Punya
    Rao, P. V. Ramana
    Vani, M. Uma
    2017 INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRICAL, ELECTRONICS AND COMPUTING TECHNOLOGIES (ICRTEECT), 2017, : 106 - 112
  • [50] Reduction in controlled power switches for a single-phase novel multilevel inverter
    Mahato, Bidyut
    Majumdar, Saikat
    Jana, Kartick Chandra
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2019, 106 (08) : 1200 - 1215