Investigation of transient current characteristics with scaling-down poly-Si body thickness and grain size of 3D NAND flash memory

被引:9
|
作者
Lee, Sang-Ho [1 ,2 ]
Kwon, Dae Woong [3 ]
Kim, Seunghyun [1 ,2 ]
Baek, Myung-Hyun [1 ,2 ]
Lee, Sungbok [4 ]
Kang, Jinkyu [4 ]
Jang, Woojae [4 ]
Park, Byung-Gook [1 ,2 ]
机构
[1] Seoul Natl Univ, Inter Univ Semicond Res Ctr ISRC, Seoul 08826, South Korea
[2] Seoul Natl Univ, Dept Elect & Comp Engn, Seoul 08826, South Korea
[3] Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA
[4] Samsung Elect Co Ltd, Hwasung 18448, South Korea
关键词
3D NAND; Poly-Si; Body thickness; Grain size; Grain boundary trap; Transient drain current; Subthreshold-swing; On-state current; POLYCRYSTALLINE-SILICON; TRANSISTORS; DEPENDENCE;
D O I
10.1016/j.sse.2018.11.009
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In order to verify the effects of polycrystalline Si (poly-Si) body thickness scale-down on read operation in 3D NAND flash memory which has tube type thin body, TCAD simulations and the measurements of fabricated devices are performed. I-D-V-G characteristics and transient drain current behaviors are investigated in 3D NAND devices with various body thicknesses and grain sizes. It has been known that drain current undershoot/overshoot is observed in poly-Si channel devices by falling/rising step gate bias. These phenomena are strongly related with transient of potential barrier height due to slow capture/emission rate of poly-Si grain boundary traps. As the body thickness decreases with the same grain size, the transient current instability, on-state current, and subthreshold-swing are improved. When the grain size is increased with the same body thickness, the transient current instability, on-state current, and subthreshold-swing are improved.
引用
收藏
页码:41 / 45
页数:5
相关论文
共 38 条
  • [31] Investigation of Retention Characteristics in a Triple-level Charge Trap 3D NAND Flash Memory
    Fan, Yunjie
    Wang, Zhiqiang
    Yang, Shengwei
    Han, Kun
    He, Yi
    2022 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2022,
  • [32] Investigation of Shape Etching on Multi-layer SiO2/Poly-Si for 3D NAND Architecture
    Yang, Zusing
    Hsu, Fang-Hao
    Lin, Lo Yueh
    Lee, Hong-Ji
    Lian, Nan-Tzu
    Yang, Tahone
    Chen, Kuang-Chao
    Lu, Chih-Yuan
    2013 24TH ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2013, : 24 - 26
  • [33] Statistical Poly-Si grain boundary model with discrete charging defects and its 2D and 3D implementation for vertical 3D NAND channels
    Degraeve, R.
    Clima, S.
    Putcha, V.
    Kaczer, B.
    Roussel, Ph.
    Linten, D.
    Groeseneken, G.
    Arreghini, A.
    Karner, M.
    Kernstock, C.
    Stanojevic, Z.
    Van den Bosch, G.
    Van Houdt, J.
    Furnemont, A.
    Thean, A.
    2015 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2015,
  • [34] Statistical characterization of vertical poly-Si channel using charge pumping technique for 3D flash memory optimization
    Tang, Baojun
    Toledano-Luque, M.
    Zhang, W. D.
    Van den Bosch, G.
    Degraeve, R.
    Zhang, J. F.
    Van Houdt, J.
    MICROELECTRONIC ENGINEERING, 2013, 109 : 39 - 42
  • [35] The influence of grain boundary interface traps on electrical characteristics of top select gate transistor in 3D NAND flash memory
    Zou, Xingqi
    Jin, Lei
    Yan, Liang
    Zhang, Yu
    Ai, Di
    Zhao, Chenglin
    Xu, Feng
    Li, Chunlong
    Huo, Zongliang
    SOLID-STATE ELECTRONICS, 2019, 153 : 67 - 73
  • [36] DUAL SI3N4 CHARGE TRAPPING LAYER (SONNOS) NONVOLATILE MEMORY WITH ULTRA-THIN BODY TRENCH POLY-SI JUNCTIONLESS FET FOR 3D NAND APPLICATIONS
    Wu, Yung-Chun
    Lin, Yu-Ru
    Chiang, Yi-Wei
    Wang, Wei-Cheng
    PROCEEDINGS OF THE ASME CONFERENCE ON INFORMATION STORAGE AND PROCESSING SYSTEMS, 2016, 2016,
  • [37] 3D NAND flash memory based on junction-less a-Si:H channel with high on/off current ratio
    Yu, Xinyue
    Ma, Zhongyuan
    Leng, Kangmin
    Chen, Tong
    Li, Wei
    Chen, Kunji
    Xu, Jun
    Xu, Ling
    AIP ADVANCES, 2022, 12 (10)
  • [38] Understanding the kinetics of Metal Induced Lateral Crystallization process to enhance the poly-Si channel quality and current conduction in 3-D NAND memory
    Ramesh, S.
    Palayam, S. Vadakupudhu
    Ajaykumar, A.
    Opsomer, K.
    Bastos, J.
    Ragnarsson, L-A
    Breuil, L.
    Arreghini, A.
    Wouters, L.
    Spampinato, V
    Favia, P.
    Mehta, A. Nalin
    Carolan, P.
    Nyns, L.
    Katcko, K.
    Stiers, J.
    Van den Bosch, G.
    Rosmeulen, M.
    2021 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2021,