Process and Design Consideration for Wafer-to-Wafer Hybrid Bonding

被引：2
|
作者：
Wang, I-Ting [1 ]
Chui, K. J. [1 ]
Zhu, Yao [1 ]
机构：
[1] ASTAR, Inst Microelect, 2 Fusionopolis Way,08-02 Innovis, Singapore 138634, Singapore
来源：
2019 IEEE 21ST ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC) | 2019年
关键词：
D O I：
10.1109/eptc47984.2019.9026651
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, we evaluate the surface condition with consideration of different process and designed pattern after chemical mechanical polishing (CMP) process in 12-inch platform for high density hybrid bonding application. After the CMP process, the surface topology was carried out by atomic force microscopy (AFM) measurement. We study the impact on the surface topology of the wafer after CMP process, and the results showed that the surface topology including surface roughness and Cu pad dishing/protrusion is dependent on the design of the pad size and spacing and may further make impact on bonding quality, which is needed to be considered carefully.
引用
收藏
页码：725 / 728
页数：4
相关论文
共 50 条
  • [41] LOW-TEMPERATURE, HIGH-STRENGTH, WAFER-TO-WAFER BONDING
    FLEMING, JG
    ROHERTYOSMUN, E
    GODSHALL, NA
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1992, 139 (11) : 3300 - 3302
  • [42] Novel Cu/SiCN surface topography control for 1 μm pitch hybrid wafer-to-wafer bonding
    Kim, Soon-Wook
    Fodor, Ferenc
    Heylen, Nancy
    Iacovo, Serena
    De Vos, Joeri
    Miller, Andy
    Beyer, Gerald
    Beyne, Eric
    2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 216 - 222
  • [43] Wafer-to-wafer fusion bonding of oxidized silicon to silicon at low temperatures
    Berthold, A
    Jakoby, B
    Vellekoop, MJ
    SENSORS AND ACTUATORS A-PHYSICAL, 1998, 68 (1-3) : 410 - 413
  • [44] Thermal Characterization of the Inter-Die Thermal Resistance of Hybrid Cu/Dielectric Wafer-to-Wafer Bonding
    Oprins, Herman
    Cherman, Vladimir
    Webers, Tomas
    Salahouelhadj, Abdellah
    Kim, Soon-Wook
    Peng, Lan
    Van der Plas, Geert
    Beyne, Eric
    2016 15TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM), 2016, : 1333 - 1339
  • [45] On the Complexity of Wafer-to-Wafer Integration
    Duvillie, Guillerme
    Bougeret, Marin
    Boudet, Vincent
    Dokka, Trivikram
    Giroudeau, Rodolphe
    ALGORITHMS AND COMPLEXITY (CIAC 2015), 2015, 9079 : 208 - 220
  • [46] Sample Preparation and Analysis on Full-Thickness Silicon Wafers for Wafer-to-Wafer Bonding Process Development
    Young, Richard J.
    Buxbaum, Alex
    Senowitz, Corey
    Deeb, C.
    Teh, W. H.
    ISTFA 2010: CONFERENCE PROCEEDINGS FROM THE 36TH INTERNATIONAL SYMPOSIUM FOR TESTING AND FAILURE ANALYSIS, 2010, : 186 - 190
  • [47] On the complexity of Wafer-to-Wafer Integration
    Bougeret, M.
    Boudet, V.
    Dokka, T.
    Duvillie, G.
    Giroudeau, R.
    DISCRETE OPTIMIZATION, 2016, 22 : 255 - 269
  • [48] Characterization of Extreme Si Thinning Process for Wafer-to-Wafer Stacking
    Inoue, Fumihiro
    Jourdain, Anne
    De Vos, Joeri
    Sleeckx, Erik
    Beyne, Eric
    Pate, Jash
    Anse, Oliver
    Ashraf, Huma
    Hopkins, Janet
    Thomas, Dave
    Uedono, Akira
    2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 2095 - 2102
  • [49] <200 nm Wafer-to-Wafer Overlay Accuracy in Wafer Level Cu/SiO2 Hybrid Bonding for BSI CIS
    Rebhan, B.
    Bernauer, M.
    Wagenleitner, T.
    Heilig, M.
    Kurz, F.
    Lhostis, S.
    Deloffre, E.
    Jouve, A.
    Balan, V.
    Chitu, L.
    2015 IEEE 17TH ELECTRONICS PACKAGING AND TECHNOLOGY CONFERENCE (EPTC), 2015,
  • [50] Effect of Annealing-Induced Tensions on the Mechanical Failure of Copper/Copper Interface in Wafer-to-Wafer Hybrid Bonding
    Ghaemi, Milad
    Jafary-Zadeh, Mehdi
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2021, 10 (02)
12345