A high IIP2 doubly balanced sub-harmonic mixer in 0.25μm CMOS for 5-GHz ISM band direct conversion receiver

被引:0
|
作者
Upadhyaya, P [1 ]
Rajashekharaiah, M [1 ]
Heo, D [1 ]
Chen, YJE [1 ]
机构
[1] Washington State Univ, Sch Elect Engn & Comp Sci, Pullman, WA 99164 USA
关键词
CMOS; direct conversion receiver (DCR); Hiperlan; IEEE; 802.11a; ISM band; mixer; RF CMOS; sub-harmonic mixer; zero-IF receiver;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a new low power and high IIP2 0.25- m CMOS doubly balanced sub-harmonic mixer for 5 GHz; Industrial Scientific Medical (ISM) band direct conversion - zero IF receiver. Using 1/2X LO frequency generation scheme the sub-harmonic mixer, designed and fabricated, overcomes LO self-mixing problem common in conventional direct conversion receivers (DCR). Measurement shows the sub-harmonic mixer is able to achieve voltage conversion gain of 8.2 dB, input compression, P-1dB of -8 dBm and IIP3 of -2.5 dBm while consuming only 1.35 mA of DC current. Measured results correlate well with simulated results where with 1% g(m) mismatch, 0.5% load mismatch and 20 LO phase error the mixer is able to achieve high IIP2 Of 55.3 dBm, IIP3 of -6.5 dBm, and voltage conversion gain of 8 dB. The proposed mixer takes up less than 1mm(2) of silicon real estate including test die pads.
引用
收藏
页码:175 / 178
页数:4
相关论文
共 28 条
  • [21] A low power direct conversion receiver RF front-end with high in-band IIP2/IIP3 and low 1/f noise
    Chi, Baoyong
    Han, Shuguang
    Wang, Zhihua
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2011, 67 (02) : 131 - 136
  • [22] A low power direct conversion receiver RF front-end with high in-band IIP2/IIP3 and low 1/f noise
    Baoyong Chi
    Shuguang Han
    Zhihua Wang
    Analog Integrated Circuits and Signal Processing, 2011, 67 : 131 - 136
  • [23] A 1V, Low Power, High-Gain, 3-11 GHz Double-Balanced CMOS Sub-Harmonic Mixer
    Feghhi, Rouhollah
    Naseh, Sasan
    2012 IEEE 15TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2012, : 179 - 182
  • [24] A.5.8 GHz SiGe HBT direct-conversion I/Q-channel sub-harmonic mixer for low power and simplified receiver architecture
    Choi, BG
    Park, CS
    2005 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM, VOLS 1-4, 2005, : 177 - 180
  • [25] 14-30 GHz low-power sub-harmonic single-balanced gate-pumped mixer with transformer combiner in 0.18 μm CMOS
    Chiou, H. -K.
    Kuo, S. -C.
    Chung, H. -Y.
    ELECTRONICS LETTERS, 2014, 50 (16) : 1141 - 1142
  • [26] A 0.9 V 0.4-6 GHz Harmonic Recombination SDR Receiver in 28 nm CMOS With HR3/HR5 and IIP2 Calibration
    van Liempd, Barend
    Borremans, Jonathan
    Martens, Ewout
    Cha, Sungwoo
    Suys, Hans
    Verbruggen, Bob
    Craninckx, Jan
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2014, 49 (08) : 1815 - 1826
  • [27] A high-performance low-power CMOS double-balanced IQ down-conversion mixer for 2.45-GHz ISM band applications
    Tan, CG
    2003 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2003, : 457 - 460
  • [28] Sub 1-v 5-GHz-band up- and down-conversion mixer cores in 0.35-μ m CMOS
    Wakimoto, T
    Hatano, T
    Yamaguchi, C
    Morimura, H
    Konaka, S
    2000 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2000, : 98 - 99