Reliability studies of two flip-chip BGA packages using power cycling test

被引:12
|
作者
Qi, Q [1 ]
机构
[1] Hewlett Packard Co, Engn Technol Lab, Ft Collins, CO 80525 USA
关键词
Ceramic materials - Electronics packaging - Failure analysis - Laminates - Soldered joints - Substrates;
D O I
10.1016/S0026-2714(00)00252-3
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Power cycling tests of the second level reliability of two flip-chip EGA packages are discussed in this paper. The first one is for a Aip-chip on laminate package (FCPBGA) and the other for a flip-chip on ceramic package (FCCBGA). For the FCPBGA, test strategies will be first discussed and then focus will be given to a unique failure mode associated with this type of packages assembled back to back onto printed circuit board. Instead of anticipated failures of the corner solder joints under the die shadow, as in the case of wire-bonded packages, we found that solder joints failed first in the central region of the package and then failures of solder joints spread out in the radial direction from the center of the package. Explanation will be given to the physical mechanisms that caused this type: of failure. For the FCCBGA, the improved test strategies based on what has been learned from the test of FCPBGA will be presented and focus will be given to the effect of different parameters on the second level reliability of the package. Were, because of the increased rigidity of the ceramic substrate solder joints failed as expected first at the corner(s) of the ceramic substrate. Based on the test results and the modified Coffin-Manson equation, predictions or the solder joint fatigue life will be shown. (C) 2001 Published by Elsevier Science Ltd.
引用
收藏
页码:553 / 562
页数:10
相关论文
共 50 条
  • [41] Effect of cleaning and non-cleaning situations on the reliability of flip-chip packages
    Wang, JJ
    Ren, W
    Zou, DQ
    Liu, S
    IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 1999, 22 (02): : 221 - 228
  • [42] Investigation of thermomechanical behaviors of flip chip BGA packages during manufacturing process and thermal cycling
    Tsai, MY
    Hsu, CHJ
    Wang, CTO
    IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2004, 27 (03): : 568 - 576
  • [43] An analysis of interface delamination in flip-chip packages
    Mercado, LL
    Sarihan, V
    Hauck, T
    50TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 2000 PROCEEDINGS, 2000, : 1332 - 1337
  • [44] Development of thin flip-chip BGA for package on package
    Suzuki, Yasuhiro
    Kayashima, Yuuji
    Maeda, Takehik
    Matsuura, Yoshihiro
    Sekiguchi, Tomobisa
    Watanabe, Akio
    57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 8 - +
  • [45] Flip-chip BGA design to avert die cracking
    Han, JB
    JOURNAL OF ELECTRONIC PACKAGING, 2001, 123 (01) : 58 - 63
  • [46] Thermally enhanced flip-chip BGA with organic substrate
    Matsushima, H
    Baba, S
    Tomita, Y
    Watanabe, M
    Hayashi, E
    Takemoto, Y
    48TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1998 PROCEEDINGS, 1998, : 685 - 691
  • [47] Flip-chip BGA meets gigahertz packaging needs
    Hamano, T
    Ueno, S
    ELECTRONIC PRODUCTS MAGAZINE, 1999, : 30 - 31
  • [48] Thermal deformations and stresses of flip-chip BGA packages with low- and high-Tg underfills
    Tsai, MY
    Lin, YC
    Huang, CY
    Wu, JD
    IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2005, 28 (04): : 328 - 337
  • [49] Electrical analysis and design of differential pairs used in high-speed flip-chip BGA packages
    Yuan, Weiliang
    Pang, Kuah Hsian
    Khiang, Wang Chuen
    Rue, Desmond Chong Yok
    Daengdora, Muhamad Alfian
    2006 17TH INTERNATIONAL ZURICH SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, VOLS 1 AND 2, 2006, : 578 - +
  • [50] Reliability of flip chip and chip size packages
    Reichl, H
    Schubert, A
    Töpper, M
    MICROELECTRONICS RELIABILITY, 2000, 40 (8-10) : 1243 - 1254