Dynamic reconfigurable architecture exploration based on Parameterized Reconfigurable Processor model

被引:0
|
作者
Taniguchi, Ittetsu [1 ]
Sakanushi, Keishi [1 ]
Ueda, Kyoko [1 ]
Takeuchi, Yoshinori [1 ]
Imai, Masaharu [1 ]
机构
[1] Osaka Univ, Grad Sch Informat Sci & Technol, Suita, Osaka 565, Japan
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In recent years, dynamic reconfigurable processor which can achieve reconfiguration with a few cycles is proposed. The fast reconfiguration makes run-time reconfiguration possible, and the run-time reconfiguration gives a new possibility to the dynamic reconfigurable processor, i.e. the dynamic reconfigurable processor can also execute partitioned independent subtasks with repeated reconfigurations and executions. However, to achieve an execution with the run-time reconfiguration, performance should be evaluated with various overheads: reconfiguration, memory accesses, etc. The overheads depend on reconfigurable architectures, and it is generally difficult to evaluate the overhead. As the overhead may critically affect the performance, designers should carefully explore design space for suitable architectures. In this paper, we propose a dynamic reconfigurable architecture exploration method based on Parameterized Reconfigurable Processor model (PRP-model) and task partitioning optimization algorithm for architecture exploration corresponding to proposed PRP-model. Experimental results showed that the proposed PRP-model and the task partitioning algorithm for PRP-model can fast evaluate various reconfigurable architectures, and designers can easily find suitable reconfigurable architectures, by changing the PRP-model parameters.
引用
收藏
页码:357 / 376
页数:20
相关论文
共 50 条
  • [41] Configuration exploration algorithm for partially reconfigurable architecture
    Sun, Kang
    Pan, Xue-Zeng
    Lu, Kui-Jun
    Lou, Xue-Qing
    Ping, Ling-Di
    Zhejiang Daxue Xuebao (Gongxue Ban)/Journal of Zhejiang University (Engineering Science), 2008, 42 (12): : 2062 - 2067
  • [42] SimRPU: A Simulation Environment for Reconfigurable Architecture Exploration
    Liu, Leibo
    Wang, Dong
    Yin, Shouyi
    Chen, Yingjie
    Zhu, Min
    Wei, Shaojun
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (12) : 2635 - 2648
  • [43] A study of dynamic reconfigurable FFT processor for OFDM based cognitive radio
    Nishi, Kazuto
    Yoshizawa, Shingo
    Miyanaga, Yoshikazu
    2007 INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES, VOLS 1-3, 2007, : 1507 - 1510
  • [44] A dynamic reconfigurable RF circuit architecture
    Okada, Kenichi
    Yoshihara, Yoshiaki
    Sugawara, Hirotaka
    Masu, Kazuya
    ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 683 - 686
  • [45] Integrated Services Digital Network controller architecture based on parallel reconfigurable processor
    Melnyk, A
    Salo, A
    MODERN PROBLEMS OF RADIO ENGINEERING, TELECOMMUNICATIONS AND COMPUTER SCIENCE, PROCEEDINGS, 2004, : 426 - 427
  • [46] An FPGA Based Architecture of A Novel Reconfigurable Radio Processor for Software Defined Radio
    Saha, Amrita
    Sinha, Amitabha
    2009 INTERNATIONAL CONFERENCE ON EDUCATION TECHNOLOGY AND COMPUTER, PROCEEDINGS, 2009, : 45 - 49
  • [47] Architecture exploration of crossbar-based nanoscale reconfigurable computing platforms
    Liu B.
    Nano Communication Networks, 2010, 1 (03) : 232 - 241
  • [48] PRAD: A Bayesian Optimization-based DSE Framework for Parameterized Reconfigurable Architecture Design
    Peng, Bingbing
    Sun, Shaoyang
    Dai, Yuan
    Li, Jingyuan
    Qiu, Yunhui
    Wang, Kaihang
    Yin, Wenbo
    Wang, Lingli
    2023 IEEE 31ST ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, FCCM, 2023, : 227 - 227
  • [49] Reconfigurable Grid Alu Processor: Optimization and Design Space Exploration
    Shehan, Basher
    Jahr, Ralf
    Uhrig, Sascha
    Ungerer, Theo
    13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, 2010, : 71 - 79
  • [50] Spintronics-based Reconfigurable Ising Model Architecture
    Mondal, Ankit
    Srivastava, Ankur
    PROCEEDINGS OF THE TWENTYFIRST INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2020), 2020, : 134 - 140